

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

FINO M23

PROTO2

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
08		381734	ENGINEERING RELEASED	DATE	DATE
				05/19/05	?

5/19/05

D

D

PDF	CSA	CONTENTS	SYNC MASTER	DATE
2	2	System Block Diagram	FINO-DD MASTER	
3	4	Power Block Diagram	FINO-PC	05/18/2005
4	5	Table Items	FINO-DD MASTER	
5	6	FUNC TEST 1 OF 2	FINO-ME	05/18/2005
6	7	Power Conn / Alias	M23-PC	05/18/2005
7	8	Signal Alias	FINO-DD MASTER	
8	9	FUNC TEST 2 OF 2	FINO-ME	05/18/2005
9	11	1.8V Vreg	M23-PC	05/18/2005
10	12	1.5V Vreg	FINO-PC	05/18/2005
11	13	1.2V Vreg	FINO-PC	05/18/2005
12	15	2.5V Vreg	FINO-PC	05/18/2005
13	16	5V & 3.3V Fets	FINO-PC	05/18/2005
14	17	Vesta Core / Misc	FINO-HC	05/18/2005
15	19	KODIAK CORE & BYPASS	Q63	05/18/2005
16	20	KODIAK & SHASTA MISC	FINO-ME	05/18/2005
17	23	Shasta Core Power	Q63	05/18/2005
18	24	Shasta Serial / Misc	FINO-ME	05/18/2005
19	25	PULSAR2 POWER	Q63	05/18/2005
20	26	PULSAR2 CLOCKS	FINO-ME	05/18/2005
21	27	Pulsar Aliases	FINO-ME	05/18/2005
22	28	System Management Unit	Q63	05/18/2005
23	29	SMU SUPPLEMENTAL (2)	FINO-MS	05/18/2005
24	30	SMU SUPPLEMENTAL (3)	FINO-MS	05/18/2005
25	31	SMU SUPPLEMENTAL (4)	FINO-MS	05/18/2005
26	32	Fan 0, 1 & System Temp	FINO-PC	05/18/2005
27	33	Fan 2 & HD Temp	FINO-PC	05/18/2005
28	39	I2C Connections	FINO-ME	05/18/2005
29	41	KODIAK EI PWR & CAPS	Q63	05/18/2005
30	42	KODIAK EI A	Q63	05/18/2005
31	43	CPU EI AND IO	FINO-MS	05/18/2005
32	44	KODIAK EI B	Q63	05/18/2005
33	47	CPU STRAPS	FINO-MS	05/18/2005
34	48	CPU POWER AND BYPASS	FINO-MS	05/18/2005
35	49	PROC DECOUPLING	FINO-MS	05/18/2005
36	50	CPU VCORE VREG	M23-MS	05/18/2005
37	52	CPU VCORE MORE BYPASS	FINO-MS	05/18/2005

PDF	CSA	CONTENTS	SYNC MASTER	DATE
38	54	CPU AVDD VREG	FINO-MS	05/18/2005
39	55	T,V,I SENSORS	FINO-MS	05/18/2005
40	56	CPU ALIASES & MISC	FINO-MS	05/18/2005
41	58	KODIAK NBMEM PWR & CAPS	Q63	05/18/2005
42	59	Kodiak Memory Dq/Ctl	FINO-RT	05/18/2005
43	61	Parallel Term	FINO-RT	05/18/2005
44	62	Main Memory Clock Buffer	FINO-RT	05/18/2005
45	63	MEMORY ADDR BRANCHING	FINO-EG	05/18/2005
46	67	Memory Dimm A	FINO-RT	05/18/2005
47	68	MLB Mem Series Term	FINO-RT	05/18/2005
48	69	On-Board DDR SDRAM	FINO-RT	05/18/2005
49	70	On-Board DDR SDRAM	FINO-RT	05/18/2005
50	82	KODIAK PCI-E X16	Q63	05/18/2005
51	84	GPU PCIe	FINO-DD MASTER	
52	85	Graphics Vregs	M23-DD MASTER	
53	86	GPU Core Power	FINO-DD MASTER	
54	87	GPU Frame Buffer	FINO-DD MASTER	
55	88	FB Series Termination	FINO-DD MASTER	
56	89	GPU GDDR SDRAM A	FINO-DD MASTER	
57	90	GPU GDDR SDRAM B	FINO-DD MASTER	
58	92	GPU Straps	FINO-DD MASTER	
59	93	GPU DVI & DACs	FINO-DD MASTER	
60	96	TMDS/Inverter/ExtVGA	M23-DD MASTER	
61	97	KODIAK PCI-E CONST	FINO-DD MASTER	
62	98	KODIAK HT16	Q63	05/18/2005
63	101	HT ALIASES	FINO-EG	05/18/2005
64	103	Shasta HyperTransport	Q63	05/18/2005
65	119	Shasta PCI Interface	Q63	05/18/2005
66	120	PCI SERIES TERMINATION	FINO-EG	05/18/2005
67	121	AIRPORT & BLUETOOTH	FINO-EG	05/18/2005
68	122	USB 2.0 PCI Interface	Q63	05/18/2005
69	125	BootROM	Q63	05/18/2005
70	127	Shasta Disk	M23-MB	05/18/2005
71	129	Disk Connectors	M23-MB	05/18/2005
72	130	ENET SERIES TERM	FINO-HC	05/18/2005
73	131	Shasta Ethernet	Q63	05/18/2005

PDF	CSA	CONTENTS	SYNC MASTER	DATE
74	132	Vesta Ethernet PHY	Q63	05/18/2005
75	136	ETHERNET CONNECTOR	FINO-HC	05/18/2005
76	138	Shasta FireWire	Q63	05/18/2005
77	139	Vesta FireWire PHY	Q63	05/18/2005
78	140	FIREWIRE CONNECTORS	FINO-HC	05/18/2005
79	142	USB Host Interfaces	Q63	05/18/2005
80	143	USB Device Interfaces	FINO-MB	05/18/2005
81	144	Flash Media Ctrl	FINO-PC	05/18/2005
82	145	Flash Connector	FINO-PC	05/18/2005
83	147	AUDIO: CODEC	FINO-SO	05/18/2005
84	148	AUDIO: LINE INPUT AMP	FINO-SO	05/18/2005
85	150	AUDIO: LINE OUT AMP	FINO-SO	05/18/2005
86	152	AUDIO: SPEAKER AMP	FINO-SO	05/18/2005
87	153	AUDIO: CONNECTORS	FINO-SO	05/18/2005
88	154	AUDIO: POWER SUPPLIES	FINO-SO	05/18/2005

C

C


B

B

A

A

<p style="font-size: 8pt;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX : _____</p> <p>X.XX : _____</p> <p>X.XXX : _____</p> <p>ANGLES : _____</p> <p style="font-size: 8pt;">DO NOT SCALE DRAWING</p> <p style="text-align: center;"> <small>THIRD ANGLE PROJECTION</small> </p>	<p>METRIC</p>	<p style="text-align: center; font-size: 14pt; font-weight: bold;">Apple Computer Inc.</p> <hr/> <p style="font-size: 8pt;">NOTICE OF PROPRIETARY PROPERTY</p> <p style="font-size: 8pt;">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p style="font-size: 8pt;">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p style="font-size: 8pt;">II NOT TO REPRODUCE OR COPY IT</p> <p style="font-size: 8pt;">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p> <hr/> <p style="text-align: center; font-size: 12pt; font-weight: bold;">SCH, MLB, FINO, M23</p> <hr/> <p style="font-size: 8pt;">DRAWING NUMBER REV. 08</p> <p style="font-size: 8pt; text-align: right;">SHT 1 OF 154</p>
<p>DRAPTR</p> <p>ENG APPD</p> <p>QA APPD</p> <p>RELEASE</p> <p>MATERIAL/FINISH NOTED AS APPLICABLE</p>	<p>DESIGN CK</p> <p>MFG APPD</p> <p>DESIGNER</p> <p>SCALE</p> <p>SIZE D</p>	




System Block Diagram

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	2	OF 154
NONE			



Power Block Diagram

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	4 OF	154
NONE			

8

7

6

5

4

3

2

1

PROCESSORS

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
337S3158	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.0G,85C,CQA	2.0GHZ	1.15V	46W	50MV	U4300	CPU_2_0GHZ
337S3157	1	PROCESSOR	CBGA-576-1MM	IC,GPUL,DD3.1,2.2G,85C,FQA	2.2GHZ	1.15V	51W	50MV	U4300	CPU_2_2GHZ

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	VOLTAGE
337S3165	337S3158	CPU_2_0GHZ	U4300	IC,DD3.1,2.0G,CJA	1.20V
337S3164	337S3157	CPU_2_2GHZ	U4300	IC,DD3.1,2.0G,FJA	1.20V

ASICS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0371	1	IC,KODIAK,V1.1,PBGA,200MM	U1900	
343S0283	1	IC,ASIC,SHASTA,V1.1,PBGA	U2300	
343S0324	1	IC,ASIC,VESTA,V1.3	U1701	
343S0319	1	IC,PULSAR2,100P,P8MM,BGA	U2500	

MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6790	1	PCB,SCHEM,MLB,M23	SCH1	17_INCH_LCD
051-6863	1	PCB,SCHEM,MLB,M33	SCH1	20_INCH_LCD
820-1783	1	PCB,FAB,MLB,M23	MLB1	17_INCH_LCD
820-1766	1	PCB,FAB,MLB,M33	MLB1	20_INCH_LCD
062-2082	1	SPEC,VENDOR PACKAGING PROCEDURE	VPP1	
825-6447	1	BARCODE LABEL, MLB	LBL1	
341T1751	1	IC,FLASH,1MX8,3.3V,90NS	UC500	
341T1752	1	PURCH ASSY, SMU BIG	U2800	
603-7318	1	M23 CPU HEATSINK	MECH1	17_INCH_LCD
603-7321	1	M33 CPU HEATSINK	MECH1	20_INCH_LCD
603-7322	1	M33 GPU HEATSINK	MECH2	20_INCH_LCD
875-1614	1	CPU GAP FILLER	GAP1	

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0119	378S0114		LED700,LED702	KINGBRIGHT LED
376S0204	376S0130		Q5010,Q5020	MOSFET,N-CH,VISHAY
376S0207	376S0146		Q5011,Q5021	MOSFET,N-CH,VISHAY

Preliminary

Table Items

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	5	154

8

7

6

5

4

3

2

1

NO TEST XW NETS

824	NO TEST=YES	GND U1100	11
825	NO TEST=YES	GND U1200	12
826	NO TEST=YES	GND U1300	13
827	NO TEST=YES	PP 2V5PWRONBMSIC	20
828	NO TEST=YES	PP 1V2PWRONSBVCCORE	23
829	NO TEST=YES	PP 3V3PWRONSBPCI64	23
830	NO TEST=YES	PP 2V5PWRONSB	23
831	NO TEST=YES	PP 1V2PWRONSBPLL45VDD	24
832	NO TEST=YES	PP OVDD PULSAR1	25
833	NO TEST=YES	PP 1V2PWRONPULSAR1	25
834	NO TEST=YES	PP 1V5PULSAR2	25
835	NO TEST=YES	PP 1V5PWRONPULSAR2	25
836	NO TEST=YES	GND SMU AVSS	28 55
837	NO TEST=YES	PP 3V3ALLSMUAVCC	28
838	NO TEST=YES	PP 3V3ALLSMU	28
839	NO TEST=YES	PP VE1NB	41
840	NO TEST=YES	GND CPU AVDD	48
841	NO TEST=YES	VC AGND	50
842	NO TEST=YES	VC OUTSEN R	50
843	NO TEST=YES	KPVDD2 FMAX	55
844	NO TEST=YES	GND GPU PVSS	86
845	NO TEST=YES	GND GPU MPVSS	87
846	NO TEST=YES	GND AUDIO MIC	153 154

847	NO TEST=YES	GND GPU TPVSS	93
848	NO TEST=YES	GND GPU TVSSR	93
849	NO TEST=YES	GND GPU VSSDI	93
850	NO TEST=YES	GND GPU AVSSN	93
851	NO TEST=YES	GND GPU AVSSQ	93
852	NO TEST=YES	GND GPU A2VSSN	93
853	NO TEST=YES	GND GPU A2VSSQ	93
854	NO TEST=YES	KOD L15 GND	98 101
855	NO TEST=YES	PP 3V3SBPCI_B9	119
856	NO TEST=YES	PP 2V5PWRONSB_B9	119
857	NO TEST=YES	PP VIOPCIUSB2_C2	122
858	NO TEST=YES	PP 1V2PWRONDISKSB_CC	127
859	NO TEST=YES	PP2V5_VESTA_BIASVDD1	132
860	NO TEST=YES	PP2V5_VESTA_XTALVDD1	132
861	NO TEST=YES	PP1V2_VESTA_PLLVDD1	132
862	NO TEST=YES	PP1V2_VESTA_PLLVDD2	139
863	NO TEST=YES	PP2V5_VESTA_BIASVDD2	139
864	NO TEST=YES	PP2V5_VESTA_XTALVDD2	139
865	NO TEST=YES	PP1V2_VESTA_FAVDDL	139
866	NO TEST=YES	PP2V5_VESTA_FAVDDM	139
867	NO TEST=YES	PP3V3_VESTA_FAVDDH	139
868	NO TEST=YES	PP3V3_PWRON_NEC_AVDD	142
869	NO TEST=YES	GND AUD LOAMP	150 154

870	NO TEST=YES	GND NEC AVSS R	142
871	NO TEST=YES	GND AUDIO SPKRAMP PLANE	152 154
872	NO TEST=YES	GND AUDIO CODEC	147 148 150 154
873	NO TEST=YES	KFGND2_FMAX	55
874	NO TEST=YES	TDIODE_POS_FMAX	55
875	NO TEST=YES	TDIODE_NEG_FMAX	55
876	NO TEST=YES	DAGND	55
877	NO TEST=YES	INA138_OUT	55
878	NO TEST=YES	RAMCLK_AVSS	62
879	NO TEST=YES	PP12V_AUDIO_SPKRAMP	7152
880	NO TEST=YES	GND AUDIO	7154
881	NO TEST=YES	GND_AUDIO_SPKRAMP	7152 154
882	NO TEST=YES	KOD_H05_GND	82 97
883	NO TEST=YES	KOD_K07_GND	82 97
884	NO TEST=YES	KOD_G10_GND	82 97
885	NO TEST=YES	KOD_J13_GND	82 97
886	NO TEST=YES	KOD_L13_GND	82 97
887	NO TEST=YES	KOD_H08_GND	82 97
888	NO TEST=YES	PCIE_SLOT_PBSNT_L	82 84
889	NO TEST=YES	U8500_GND	85
890	NO TEST=YES	GND_AUD_LOAMP_CHGMP	150 154

891	NO TEST=YES	TP_FBBCS1_L	87
892	NO TEST=YES	AUD_4V5_FB	154
893	NO TEST=YES	ITS_RUNNING	7
894	NO TEST=YES	LED801_1	8
895	NO TEST=YES	LED802_1	8
896	NO TEST=YES	PCI_CLK66M_SB_INT_R	26
897	NO TEST=YES	Q800_D	8
898	NO TEST=YES	Q800_G	8
899	NO TEST=YES	Q801_B	8
900	NO TEST=YES	Q802_B	8
901	NO TEST=YES	Q802_E	8
902	NO TEST=YES	Q803_B	8
903	NO TEST=YES	TP_USB2_PWREN<0>	143
904	NO TEST=YES	TP_USB2_PWREN<1>	143
905	NO TEST=YES	TP_SB_FSTEST	24
906	NO TEST=YES	TP_SB_PLITEST	24
907	NO TEST=YES	TP_USB2_PWREN<2>	143
908	NO TEST=YES	TP_USB2_PWREN<3>	143
909	NO TEST=YES	TP_USB2_PWREN<4>	143
910	NO TEST=YES	TP_NEC_NTEST1	122
911	NO TEST=YES	TP_NEC_SMC	122
912	NO TEST=YES	TP_NEC_SMI_L	122
913	NO TEST=YES	TP_NEC_SRCLK	122
914	NO TEST=YES	TP_NEC_SRMOD	122
915	NO TEST=YES	TP_NEC_TEST	122
916	NO TEST=YES	UATA_DASP_L_DS	129

FUNC TEST NETS


NOTES FROM TOM FUSSELMAN

PLACE TWO TEST POINTS ON TOP SIDE FOR PP3V3_ALL AND GND PLACE WITHIN 1 INCH OF EACH OTHER USE FAT TRACES

917	FUNC TEST=TRUE	PPVCCORE_CPU	50
918	FUNC TEST=TRUE	=PP3V3_ALL_SMU	7 28 29
919	FUNC TEST=TRUE	=PP5V_RUN_CPU	7 8
920	FUNC TEST=TRUE	SYS_POWER_BUTTON_L	28 29
921	FUNC TEST=TRUE	POWER_BUTTON_L	29
922	FUNC TEST=TRUE	RESET_BUTTON_L	29
923	FUNC TEST=TRUE	SMU_RESET_L	28 29
924	FUNC TEST=TRUE	SYS_POWERUP_L	7 12 28 50 85

TOP SIDE ONLY

925	FUNC TEST=TRUE	SMU_BOOT_SCLK	28 29
926	FUNC TEST=TRUE	SMU_BOOT_RXD	28 29
927	FUNC TEST=TRUE	SMU_BOOT_CE	28 29
928	FUNC TEST=TRUE	SMU_BOOT_CNVS	28 29
929	FUNC TEST=TRUE	SMU_BOOT_TXD	28 29
930	FUNC TEST=TRUE	SMU_BOOT_BUSY	28 29
931	FUNC TEST=TRUE	SMU_MANUAL_RESET_L	29




EE IDENTIFIED NO TEST NETS

932	NO TEST=YES	NC_EI_NB_TO_CPU_B_CLK_P	56
933	NO TEST=YES	NC_EI_NB_TO_CPU_B_CLK_N	56
934	NO TEST=YES	NC_EI_NB_TO_CPU_B_AD<0..43>	56
935	NO TEST=YES	NC_EI_NB_TO_CPU_B_SR_P<0..1>	56
936	NO TEST=YES	NC_EI_NB_TO_CPU_B_SR_N<0..1>	56
937	NO TEST=YES	NC_EI_CPU_B_TO_NB_CLK_P	56
938	NO TEST=YES	NC_EI_CPU_B_TO_NB_CLK_N	56
939	NO TEST=YES	NC_EI_CPU_B_TO_NB_AD<0..43>	56
940	NO TEST=YES	NC_EI_CPU_B_TO_NB_SR_P<0..1>	56
941	NO TEST=YES	NC_EI_CPU_B_TO_NB_SR_N<0..1>	56

942	NO TEST=YES	KPVDD2	48 50 55
943	NO TEST=YES	KPGND2	48 50 55
944	NO TEST=YES	CPU_DIODE_POS	48 55
945	NO TEST=YES	CPU_DIODE_NEG	48 55
946	NO TEST=YES	FMAXT_P	55
947	NO TEST=YES	FMAXT_M	55
948	NO TEST=YES	CORE_ISNS_P	55
949	NO TEST=YES	CORE_ISNS_M	55
950	NO TEST=YES	PPV_RUN_CPU_AVDD_R_L	48
951	NO TEST=YES	NC_CLK_RAI_GIGE_25MHZ	27
952	NO TEST=YES	NC_CLK_RAI_REFCLK_66M	27
953	NO TEST=YES	NC_CPU_B_TBEN_CLK_US	26
954	NO TEST=YES	NC_PMR_CLK_DIS_L	20
955	NO TEST=YES	NC_I2S2_MCLK	154
956	NO TEST=YES	NC_SATA_RXD_N2_C	129
957	NO TEST=YES	NC_SATA_RXD_P2_C	129
958	NO TEST=YES	NC_SATA_TXD_N2	129
959	NO TEST=YES	NC_SATA_TXD_P2	129
960	NO TEST=YES	TP_SB<29>	142
961	NO TEST=YES	TP_SB<28>	142
962	NO TEST=YES	TP_SB<27>	142
963	NO TEST=YES	TP_SB<26>	142
964	NO TEST=YES	TP_SB<25>	142
965	NO TEST=YES	TP_SB<24>	142
966	NO TEST=YES	TP_SB<23>	142
967	NO TEST=YES	TP_SB<22>	142
968	NO TEST=YES	TP_SB<21>	142
969	NO TEST=YES	TP_SB<20>	142
970	NO TEST=YES	TP_SB<19>	142
971	NO TEST=YES	TP_SB<18>	142
972	NO TEST=YES	TP_SB<17>	142
973	NO TEST=YES	TP_SB<16>	142
974	NO TEST=YES	TP_SB<15>	142
975	NO TEST=YES	TP_SB<14>	142
976	NO TEST=YES	TP_SB<13>	142
977	NO TEST=YES	TP_SB<12>	142
978	NO TEST=YES	TP_SB<11>	142
979	NO TEST=YES	TP_SB<10>	142
980	NO TEST=YES	TP_SB<9>	142
981	NO TEST=YES	TP_SB<8>	142
982	NO TEST=YES	TP_SB<7>	142
983	NO TEST=YES	TP_SB<6>	142
984	NO TEST=YES	TP_SB<5>	142
985	NO TEST=YES	TP_SB<4>	142
986	NO TEST=YES	TP_SB<3>	142
987	NO TEST=YES	TP_SB<2>	142
988	NO TEST=YES	TP_SB<1>	142
989	NO TEST=YES	TP_SB<0>	142
990	NO TEST=YES	RFBD<61>	88 89
991	NO TEST=YES	RFBD<60>	88 89
992	NO TEST=YES	RFBD<59>	88 89


993	NO TEST=YES	RFBD<126>	88 89
994	NO TEST=YES	RFBD<125>	88 89
995	NO TEST=YES	RFBD<124>	88 89
996	NO TEST=YES	RFBD<122>	88 89
997	NO TEST=YES	RFBD<121>	88 89
998	NO TEST=YES	RFBD<120>	88 89
999	NO TEST=YES	RFBD<118>	88 89
1000	NO TEST=YES	RFBD<117>	88 89
1001	NO TEST=YES	RFBD<116>	88 89
1002	NO TEST=YES	RFBD<114>	88 89
1003	NO TEST=YES	RFBD<113>	88 89
1004	NO TEST=YES	RFBD<112>	88 89
1005	NO TEST=YES	RFBD<110>	88 89
1006	NO TEST=YES	RFBD<109>	88 89
1007	NO TEST=YES	RFBD<108>	88 89
1008	NO TEST=YES	RFBD<106>	88 89
1009	NO TEST=YES	RFBD<105>	88 89
1010	NO TEST=YES	RFBD<104>	88 89
1011	NO TEST=YES	RFBD<102>	88 89
1012	NO TEST=YES	RFBD<101>	88 89
1013	NO TEST=YES	RFBD<100>	88 89
1014	NO TEST=YES	RFBD<98>	88 89
1015	NO TEST=YES	RFBD<97>	88 89
1016	NO TEST=YES	RFBD<96>	88 89
1017	NO TEST=YES	RFBD<95>	88 89
1018	NO TEST=YES	RFBD<94>	88 89
1019	NO TEST=YES	RFBD<92>	88 89
1020	NO TEST=YES	RFBD<91>	88 89
1021	NO TEST=YES	RFBD<90>	88 89
1022	NO TEST=YES	RFBD<88>	88 89
1023	NO TEST=YES	RFBD<87>	88 89
1024	NO TEST=YES	RFBD<86>	88 89
1025	NO TEST=YES	RFBD<85>	88 89
1026	NO TEST=YES	RFBD<83>	88 89
1027	NO TEST=YES	RFBD<82>	88 89
1028	NO TEST=YES	RFBD<81>	88 89
1029	NO TEST=YES	RFBD<79>	88 89
1030	NO TEST=YES	RFBD<78>	88 89
1031	NO TEST=YES	RFBD<76>	88 89
1032	NO TEST=YES	RFBD<75>	88 89
1033	NO TEST=YES	RFBD<74>	88 89
1034	NO TEST=YES	RFBD<72>	88 89
1035	NO TEST=YES	RFBD<71>	88 89
1036	NO TEST=YES	RFBD<70>	88 89
1037	NO TEST=YES	RFBD<69>	88 89
1038	NO TEST=YES	RFBD<67>	88 89
1039	NO TEST=YES	RFBD<66>	88 89
1040	NO TEST=YES	RFBD<65>	88 89
1041	NO TEST=YES	RFBD<62>	88 89

1042	NO TEST=YES	RFBD<19>	88 89
1043	NO TEST=YES	RFBD<18>	88 89
1044	NO TEST=YES	RFBD<16>	88 89
1045	NO TEST=YES	RFBD<15>	88 89
1046	NO TEST=YES	RFBD<14>	88 89
1047	NO TEST=YES	RFBD<13>	88 89
1048	NO TEST=YES	RFBD<11>	88 89
1049	NO TEST=YES	RFBD<10>	88 89
1050	NO TEST=YES	RFBD<8>	88 89
1051	NO TEST=YES	RFBD<7>	88 89
1052	NO TEST=YES	RFBD<6>	88 89
1053	NO TEST=YES	RFBD<5>	88 89
1054	NO TEST=YES	RFBD<3>	88 89
1055	NO TEST=YES	RFBD<2>	88 89
1056	NO TEST=YES	RFBD<1>	88 89
1057	NO TEST=YES	RAM_DQ_R<63>	61 68 70
1058	NO TEST=YES	RAM_DQ_R<60>	61 68 70
1059	NO TEST=YES	RAM_DQ_R<59>	61 68 70
1060	NO TEST=YES	RAM_DQ_R<58>	61 68 70
1061	NO TEST=YES	RAM_DQ_R<57>	61 68 70
1062	NO TEST=YES	RAM_DQ_R<56>	61 68 70
1063	NO TEST=YES	RAM_DQ_R<54>	61 68 70
1064	NO TEST=YES	RAM_DQ_R<53>	61 68 70
1065	NO TEST=YES	RAM_DQ_R<52>	61 68 70
1066	NO TEST=YES	RAM_DQ_R<50>	61 68 70
1067	NO TEST=YES	RAM_DQ_R<49>	61 68 70
1068	NO TEST=YES	RAM_DQ_R<48>	61 68 70
1069	NO TEST=YES	RAM_DQ_R<46>	61 68 70
1070	NO TEST=YES	RAM_DQ_R<45>	61 68 70
1071	NO TEST=YES	RAM_DQ_R<44>	61 68 70
1072	NO TEST=YES	RAM_DQ_R<43>	61 68 70
1073	NO TEST=YES	RAM_DQ_R<41>	61 68 69
1074	NO TEST=YES	RAM_DQ_R<40>	61 68 69
1075	NO TEST=YES	RAM_DQ_R<39>	61 68 69
1076	NO TEST=YES	RAM_DQ_R<38>	61 68 69
1077	NO TEST=YES	RAM_DQ_R<36>	61 68 69
1078	NO TEST=YES	RAM_DQ_R<34>	61 68 69
1079	NO TEST=YES	RAM_DQ_R<33>	61 68 69
1080	NO TEST=YES	RAM_DQ_R<32>	61 68 69
1081	NO TEST=YES	RAM_DQ_R<30>	61 68 69
1082	NO TEST=YES	RAM_DQ_R<29>	61 68 69
1083	NO TEST=YES	RAM_DQ_R<	



Power Conn / Alias	
SYNC_MASTER=M23-PC	SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

	APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
		D	051-6790	08
	SCALE	SHT	7 OF	154
	NONE			



Signal Alias

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT		OF
NONE	8		154

THE FOLLOWING NETS ARE USED ONLY WHEN THE DEVELOPMENT BOM OPTION IS ENABLED

THE FOLLOWING NETS DO NOT HAVE TEST POINT BECAUSE OF ROUTING DENSITY AND SIGNAL INTEGRITY. TEST COVERAGE WILL BE BY FCT NOTE FOR SHARING: DO NOT INCLUDE THIS LIST UNTIL PCB LAYOUT ADDS TEST POINTS. THIS LIST IS A RESULT OF PCB LAYOUT HAVING DIFFICULTY PLACING TEST POINTS ON THESE NETS

Table of test points for column 8, including items like ENET_TXD_R<7>, TP_VESTA_TVCO, and TP_VESTA_TXC_RXC_DELAY.

Table of test points for column 5, including items like Q803_C, PULSAR_1V5_RUN_SWITCH, and CPU_A_TBN_CLK_R.

Table of test points for column 3, including items like 100M_N<0>, HT_NB_TO_SB_CAD_N<0..7>, and JTAG test points like TP_JTAG_SB_TCK.

JTAG TEST POINTS NEED TO BE ON THE BOTTOM OF THE BOARD ADDING FUNC_TEST=TRUE TO THESE NETS

Table of test points for column 2, including items like TP_JTAG_SB_TCK, TP_JTAG_SB_TDI, and JTAG_CPU_TCK.

THE FOLLOWING PULSAR NETS WILL BE TESTED VIA TEST JET


Table of test points for column 4, including items like CPU_A_TBN_CLK_R, CPU_B_TBN_CLK_R, and CLK_RAIRREF_200M_P_R.



Header and footer information including 'FUNC TEST 2 OF 2', 'SYNC_MASTER=FINO-ME', 'SYNC_DATE=05/18/2005', and 'NOTICE OF PROPRIETARY PROPERTY'.

Apple logo and drawing information including 'APPLE COMPUTER INC.', 'DRAWING NUMBER 051-6790', 'SCALE NONE', 'SHEET 9 OF 154', and 'REV. 08'.

1.8V VOLTAGE REGULATOR



NOTE:
 SET OUTPUT=1.85V FOR FRAMEBUFFER.
 IRU3037ACS VREF=0.8VDC
 $V_{OUT} = V_{REF} * (R_{903} + R_{905}) / R_{905} = 1.85VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 9.8A PEAK
 6.7A CONTINUOUS

POWER BUDGET CURRENT OF FET
 7.4A PEAK
 4.5A CONTINUOUS

1.8V Vreg
 SYNC_MASTER=M23-PC SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	11 OF	154
NONE			


KODIAK CORE VOLTAGE REGULATOR

NOTE:

IRU3037ACS VREF=0.8VDC
 $V_{OUT}=V_{REF} \cdot (R_{1203}+R_{1205})/R_{1205}=1.30VDC$

LOAD FROM POWER BUDGET
 8.5A PEAK CURRENT DRAW
 7.2A CONTINUOUS CURRENT DRAW


1.35V R1205=2.87K
 1.30V R1205=3.24K
 1.25V R1205=4.02K



TURNING ON PP2V5_PWRON WITH 1V2_PWRON
 SO THAT 1.5V IS THE FIRST RAIL UP ON KODIAK

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35381145	1	MM1571FN	U1270	CRITICAL	

PP1V5_PWRON_PULSAR



LOAD FROM POWER BUDGET
 1.3A PEAK CURRENT DRAW
 1.0A CONTINUOUS CURRENT DRAW


1.5V Vreg

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	12 OF	154
NONE			

PP1V2_ALL VOLTAGE REGULATOR




NOTE:
 SET OUTPUT=1.22-1.23V
 IRU3037ACS VREF=0.8VDC
 $V_{OUT}=V_{REF} * (R1003+R1005)/R1005=1.22-1.23VDC$

POWER BUDGET CURRENT OF TOTAL RAILS
 3.2A PEAK
 2.6A CONTINUOUS


PP1V2_PWRON FET SWITCH

PEAK CURRENT 1.3A
 1.0A CONTINUOUS



PP1V2_RUN FET SWITCH

PEAK CURRENT 1.3A IF KODIAK 1.2V CAN BE TURNED OFF IN SLEEP. 0.6A/M33 0.0A/M23 IF NOT



1.2V Vreg

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	13 OF	154
NONE			


PP2V5_ALL VOLTAGE REGULATOR

NOTE:
 SET OUTPUT=2.5V
 IRU3037CS VREF=1.24VDC
 $V_{OUT} = V_{REF} * (R_{1581} + R_{1582}) + 1 = 5.505VDC$
 POWER BUDGET CURRENT OF TOTAL RAILS
 0.2A PEAK
 0.1A CONTINUOUS



PP2V5_PWRON FET SWITCH PEAK CURRENT 0.1A

PP2V5_RUN FET SWITCH PEAK CURRENT 0.1A



2.5V Vreg


SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	15 OF	154
NONE			




5V & 3.3V Fets

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	16 OF 154	
NONE			


Page Notes

Power aliases required by this page:


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- VESTA1V2_BURST / VESTA1V2_PULSE
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

VESTA JTAG




M23: ADDED C1726 AND C1744 PER BROADCOM RECOMMENDATIONS



Vesta Core / Misc	
SYNC_MASTER=FINO-HC	SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	17	154	



59 42 7 =PPVCORE_PWRON_NB

KODIAK CORE
PP1900
P4MM
PM
1.6V
Q63 = PP1V6

SEE_TABLE	
U1900 KODIAK-ASIC-040812 CORE & PCI-E POWER BGA (9 OF 10)	
(1.6V-1.2V)	
N15	VDD_CORE
N17	VDD_CORE
P21	VDD_CORE
R14	VDD_CORE
R18	VDD_CORE
R22	VDD_CORE
T16	VDD_CORE
T20	VDD_CORE
U15	VDD_CORE
U19	VDD_CORE
V17	VDD_CORE
V21	VDD_CORE
W14	VDD_CORE
W18	VDD_CORE
W22	VDD_CORE
Y16	VDD_CORE
Y20	VDD_CORE
AA15	VDD_CORE
AA19	VDD_CORE
AA23	VDD_CORE
AB17	VDD_CORE
AB21	VDD_CORE
AC14	VDD_CORE
AC18	VDD_CORE
AC22	VDD_CORE
N14	CORE_GND
P20	CORE_GND
R15	CORE_GND
R19	CORE_GND
R23	CORE_GND
T17	CORE_GND
T21	CORE_GND
U14	CORE_GND
U18	CORE_GND
V16	CORE_GND
V20	CORE_GND
W15	CORE_GND
W19	CORE_GND
W23	CORE_GND
Y17	CORE_GND
Y21	CORE_GND
AA14	CORE_GND
AA18	CORE_GND
AA22	CORE_GND
AB16	CORE_GND
AB20	CORE_GND
AC15	CORE_GND
AC19	CORE_GND
AC23	CORE_GND



KODIAK CORE & BYPASS
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Thu May 19 14:08:53 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PAGE 19

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		19	154

DRAWING


SHASTA ALIASES

PCI_RESET_L IS AN 'AND' OF SB_PCI_RESET_L (SB) AND SYS_IO_RESET_L (SMU)






SHASTA JTAG

THESE PINS HAVE INTERNAL PULLUPS OR PULLDOWNS



SHASTA GPIO TERMINATIONS (SOME OF THESE ARE NOSTUFF ON PAGE 24)



C2055 ADDED FOR KODIAK RAM DECOUPLING PAGE 58 IS SHORT ONE CAP

KODIAK ALIASES

KODIAK JTAG_TRST PULLED HIGH TO ALLOW SMU DEBUG ACCESS






Table with 4 columns: AD, AI, AS, ADDR. It lists I2C addresses and their corresponding values.

NEED TO CHECK ALL I2C ADDRESSES



NOTE: PMR_CLK_STOP CAN BE USED TO STOP ALL CLOCKS IN KODIAK USED FOR DEBUG PLACE R2012 IN AN ACCESSIBLE LOCATION

KODIAK & SHASTA MISC

NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for Apple Computer Inc., Drawing Number (051-6790), Scale (20), and Rev. (08).


Page Notes

Power aliases required by this page:
 - =PP3V3_PWRON_SB_PCI64 (VIO1) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB_PCI32 (VIO2) (TO 5V OR 3.3V)
 - =PP3V3_PWRON_SB
 - =PP2V5_PWRON_SB
 - =PP1V2_PWRON_SB_VCORE
 NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. CONNECT VIO2 TO appropriate PCI bus voltage and VIO1 TO SAME IF 64-BIT PCI, otherwise 3.3V.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Power Sequencing:
 Must power Shasta VCore rail before any other Shasta supplies.



Shasta Core Power
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		23	154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB DTI 24 147
I2S0_TO_DEV		I2S0_SB_TO_DEV DTO 24 147
I2S0_TO_DEV	AUDIO	I2S0_MCLK 24 154
I2S0_BIDIR		I2S0_BITCLK 24 147
I2S0_BIDIR		I2S0_SYNC 24 147
I2S1_TO_SB		I2S1_DEV_TO_SB DTI 8 24
I2S1_TO_DEV		I2S1_SB_TO_DEV DTO 8 24
I2S1_TO_DEV	0.25mm SPACING	I2S1_MCLK 8 24
I2S1_BIDIR		I2S1_BITCLK 8 24
I2S1_BIDIR		I2S1_SYNC 8 24
I2S2_TO_SB		I2S2_DEV_TO_SB DTI 24 154
I2S2_TO_DEV		I2S2_SB_TO_DEV DTO 24 154
I2S2_TO_DEV	0.25mm SPACING	I2S2_MCLK 24 154
I2S2_BIDIR		I2S2_BITCLK 24 154
I2S2_BIDIR		I2S2_SYNC 24 154
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALI 24
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO 24
SB_CLK18M_XTAL	0.38mm SPACING	SB_CLK18M_XTALO R 24
SB_CLK25M_ATA	0.38mm SPACING	SB_CLK25M_SATA 24 26
	P3MM SPACING	NB_TO_SB_INT 24
	P3MM SPACING	SB_CPU_A0_INT_L 24
	P3MM SPACING	SB_CPU_A1_INT_L 24
	P3MM SPACING	SB_CPU_B0_INT_L 24
	P3MM SPACING	SB_CPU_B1_INT_L 24
	P3MM SPACING	PCI_AIRPORT_INT_L 24 131
	P3MM SPACING	PCI_USB2_INT_L 24
	P3MM SPACING	I2S0_RESET_L 24 147
	P3MM SPACING	I2S1_RESET_L 8 24
	P3MM SPACING	I2S2_RESET_L 24 154
	P3MM SPACING	MB_SLOT_RESET_L 24
	P3MM SPACING	NB_SLOT_RESET_L 20 24
	P3MM SPACING	SB_CPU_A0_SRESET_L 24 56
	P3MM SPACING	SB_CPU_A1_SRESET_L 24 56
	P3MM SPACING	SB_CPU_B0_SRESET_L 24 56
	P3MM SPACING	SB_CPU_B1_SRESET_L 24 56


Pin within each BOM as necessary to map between BOMs

Page Notes

Power aliases required by this page:
 - PP3V3_PCI - PP3V3_PWRON_SB
 - PP2V5_PWRON_SB - PP1V2_PWRON_SB

Signal aliases required by this page: (NONE)

BOM options provided by this page:
 - PCI_64BIT: Configures Shasta for 64-bit PCI
 - MPIC_NB/MPIC_SB: Selects whether Northbridge or Southbridge MPIC will be used for interrupt controller.



NorthBridge / SouthBridge MPIC Routing


119 56 24 23 20 7 =PP3V3_PWRON_SB



119 56 24 23 20 7 =PP3V3_PWRON_SB





24 7 =PP3V3_RUN_SB_PCI



119 56 24 23 20 7 =PP3V3_PWRON_SB

119 56 24 23 20 7 =PP3V3_PWRON_SB






PULSAR2 POWER
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET OF		
NONE	25		154

PLACE ALL 0-OHM SERIES RESISTORS ON THIS PAGE NEAR PULSAR



QUASAR CLOCKS ARE RESISTOR DIVIDED DOWN TO 1.8V ON QUASAR PAGES
LAST MODIFIED: APR 26, 04

PULSAR2 CLOCKS
 SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6790	REV.	08
SCALE	NONE	SHT	26	OF	154

APPLE COMPUTER INC.

N/C ALIASES

N/C RAINIER CLOCKS

NC_CLK_RAI_REFCLK_66M == CLK_RAI_REFCLK_66M 26
MAKE_BASE=TRUE

NC_CLK_RAI_GIGE_25MHZ == CLK_RAI_GIGE_25MHZ 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_P<0> == CLK_RAI_200M_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_200M_N<0> == CLK_RAI_200M_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_P<0> == CLK_RAI_PCIEA_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEA_N<0> == CLK_RAI_PCIEA_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_P<0> == CLK_RAI_PCIEB_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEB_N<0> == CLK_RAI_PCIEB_N<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_P<0> == CLK_RAI_PCIEC_P<0> 26
MAKE_BASE=TRUE

NC_CLK_RAI_PCIEC_N<0> == CLK_RAI_PCIEC_N<0> 26
MAKE_BASE=TRUE

N/C CPUB CLOCKS

CPU_TBEN_CLK IS FOR Q63 ONLY
IT IS THE INPUT TO THE AND GATE WHICH
GENERATES CPUA AND CPUB TBEN_CLK

NC_CPU_TBEN_CLK == CPU_TBEN_CLK 26
MAKE_BASE=TRUE

NC_EI_CPU_B_SYSCLK_P == EI_CPU_B_SYSCLK_P 26
MAKE_BASE=TRUE

NC_EI_CPU_B_SYSCLK_N == EI_CPU_B_SYSCLK_N 26
MAKE_BASE=TRUE

NC_CPU_B_APSYNC == CPU_B_APSYNC 26
MAKE_BASE=TRUE

N/C QUASAR CLOCKS

NC_RAM_ARB0_REF25MHZ == RAM_ARB0_REF25MHZ 26
MAKE_BASE=TRUE


NC_RAM_ARB1_REF25MHZ == RAM_ARB1_REF25MHZ 26
MAKE_BASE=TRUE

CLOCK CONSTRAINTS

	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	ELECTRICAL_CONSTRAINT_SET	
26 20 NB_PMR_CLK_P	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	479
26 20 NB_PMR_CLK_N	NB_PMR_CLK	NB_PMR_CLK	NB_PMR_CLK_SP	NB_PMR_CLK	481
119 26 PCI_CLK66M_SB_INT		PCI_CLK_SB	P3MM_SPACING	PCI_CLK_SB	483
26 PCI_CLK33M_SB_EXT RR		PCI_CLK_SB	PCI_CLK_SB	PCI_CLK_SB	480

NOTE:
ALL OTHER CLOCK CONTRAINTS ON THEIR
RESPECTIVE BUS PAGES

26 PCI_CLK33M_USB2 == PCI_CLK33M_USB2 122
MAKE_BASE=TRUE



Pulsar Aliases

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	27 OF 154
NONE		



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11483921	1	RES, 39.2 OHM, 1%, 402	R2903	20_INCH_LCD

SMU SUPPLEMENTAL (2)
 SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	29	154	



SMU SUPPLEMENTAL (3)

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	30 OF 154	
NONE			

SMU ALIASES

ALIASES ARE ONLY NECESSARY WHERE USE DIFFERS FROM Q63.

COMMENT (ONLY IF USE DIFFERS FROM Q63)	M23 NET NAME	M23 SMU ALLOCATION	Q63 NET NAME (SHARED PAGE)
Q63 NC'S THESE AS IT USES A SAT.		CPU_SENSE_I0 P0.0	
		CPU_SENSE_V0 P0.1	
		CPU_TEMP0 P0.2	
		CPU_BYPASS P0.3	
M23/M33 DOESN'T HAVE THOSE FANS.	NC SMU FAN RPM3	FAN_CNTRL0_4 P0.4	SMU FAN RPM3 28
	NC SMU FAN RPM4	FAN_CNTRL0_5 P0.5	SMU FAN RPM4 28
	NC SMU FAN RPM5	FAN_CNTRL0_6 P0.6	SMU FAN RPM5 28
Q63 USES SMU_SER_SEL FOR SPDIF-SMU-DEBUG. NOT M23/M33 FEATURE. M23/M33 DOESN'T USE. P1.0 NC ON PG 7.	NC SMU SER_SEL	SMU_SCCL_SEL P0.7	SMU SER_SEL 28
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7.		CPU_SENSE_I1 P1.1	
		CPU_SENSE_V1 P1.2	
		CPU_TEMP1 P1.3	
		PS1_3 P1.3	
		PS1_4 P1.4	
M23/M33 DOESN'T USE P1.4. NC ON PG 7.		POWERFAIL* P1.5	
CPU_VID_LE0 FOR Q82. NOT M23/M33 FEATURE. CONSIDER DOOR_AJAR FOR M23/M33 DIMM ACCESS DOOR? CPU_VID_LE1 FOR Q82. NOT M23/M33 FEATURE. M23/M33 DOESN'T HAVE THIS FAN.	NC SMU CPU VID LE0	CPU_VID_LE0 P1.6	SMU FAN TACH9 28
	NC SYS DOOR AJAR L	DOOR_AJAR* P1.7	SYS DOOR AJAR L 28
	NC SMU CPU VID LE1	CPU_VID_LE1 P2.5	SMU FAN TACH6 28
	NC SMU FAN TACH7	FAN_TACH2_1 P2.1	SMU FAN TACH7 28
		FAN_TACH2_2 P2.2	
		FAN_TACH2_3 P2.3	
		FAN_TACH2_4 P2.4	
M23/M33 DOESN'T HAVE FAN TACHS P2.5, P2.6, P2.7. M23/M33 USES TACH0 (P2.2), TACH1 (P2.3), TACH2 (P2.4) ONLY.	NC SMU FAN TACH3	FAN_TACH2_5 P2.5	SMU FAN TACH3 28
	NC SMU FAN TACH4	FAN_TACH2_6 P2.6	SMU FAN TACH4 28
	NC SMU FAN TACH5	FAN_TACH2_7 P2.7	SMU FAN TACH5 28
M23/M33 ONLY CONNECTS I2C TO KODIAK NOW; CPU HAS PULLUPS ON ITS PG.	I2C SMU A SDA	I2C_A_DAT P3.0	I2C SMU A SDA IN 28
	I2C SMU A SCL	I2C_A_CLK P3.1	I2C SMU A SDA OUT L 28
	SMU JTAG TDI	TDI P3.2	I2C SMU A SCL IN 28
	SMU JTAG TCK	TCK P3.3	I2C SMU A SCL OUT L 28
		IIC_E_DAT P3.4	
		IIC_E_CLK P3.5	
		DIAG_LED P3.6	
		OVERTEMP* P3.7	
		CPU_VID[0] P6.0	
		CPU_VID[1] P6.1	
		CPU_VID[2] P6.2	
		CPU_VID[3] P6.3	
		CPU_VID[4] P6.4	
		CPU_VID[5] P6.5	
		DEBUG_RXD P6.6	
		DEBUG_TXD P6.7	
		IIC_B_DAT P7.0	
		IIC_B_CLK P7.1	
Q63 USE OF P7.2 IS PWM FAN SELECT BETWEEN CPU OR NB TMS AND TDO FROM/TO SMU	SMU CPU NB SEL	CPU_TMS P7.2	I2C SMU CPU SDA IN 28
		FAN_CNTRL7_3 P7.3	
M23/M33 DOESN'T HAVE THIS FAN (P7.4) M23/M33 USES FAN_RPM0 (P7.3), FAN_RPM1 (P7.5), FAN_RPM2 (P7.7) ONLY.	NC I2C SMU CPU SCL IN	FAN_CNTRL7_4 P7.4	I2C SMU CPU SCL IN 28
		FAN_CNTRL7_5 P7.5	
		VDNAP2 P7.6	
		FAN_CNTRL7_7 P7.7	
		SYSTEM_LED P8.0	
		NB_RESET* P8.1	
		PME* P8.2	
M23/M33 DOESN'T NEED TO MAKE VDNAP0 DO TRIPLE-DUTY.	SB VDNAP0	VDNAP0 P8.3	SB CPU VDNAP0 OR QREQ OR SPDIF 28
		SLEWING* P8.4	
	SMU JTAG TMS	DR_5 P8.5	I2C SMU CPU SDA OUT L 28
		POWERUP* P8.6	
		SLEEP P8.7	
		CLK_RESET* P9.0	
Q63 USE OF P9.1 IS TACH 8.	CPU HRESET	CPU_HRESET P9.1	SMU FAN TACH8 28
		SMU_DOORBELL* P9.2	
		STOP_XTAL* P9.3	
		PS9_5 P9.5	
		PS9_6 P9.6	
SMU USES P1.1, P1.2, P1.3, P9.5, P9.6 FOR PWRSEQ ON PG 7. M23/M33 HAS NO SLOTS.	NC SLOT TOTAL PWR	SLOT_TOTAL_PWR P9.7	SYS SLOT PWR 28
		VDNAP1 P10.0	
		IO_RESET* P10.1	
		SUSPEND_ACK* P10.2	
		SUSPEND_IO_ACK* P10.3	
		SUSPEND_REQ* P10.4	
		PWR_BUTTON* P10.5	
		RST_BUTTON* P10.6	
	SMU JTAG TDO	TDO P10.7	I2C SMU CPU SCL OUT L 28




SMU SUPPLEMENTAL (4)

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	31 OF 154



FAN 0

FAN 1

M23: ODD FAN
M33: ODD FAN


M23: HD FAN
M33: CPU FAN

Fan 0, 1 & System Temp

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	32	154	



Fan 2 & HD Temp

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHT 33 OF	154

SMU AND NB I2C A BUS

SB I2C BUS

SMU I2C B BUS

SMU I2C E BUS

NB I2C C BUS

NB I2C B BUS

I2C Connections

SYNC_MASTER=FINO-ME SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	39 OF 154	
NONE			





KODIAK EI PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	41 OF		154

D

D

C


C

B

B

A

A




KODIAK DEFINES ADO
 AS AN INPUT AND ADI
 AS AN OUTPUT. NETS
 NAMED APPROPRIATELY.

PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION
 OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU
 PLEASE HAVE THE KODIAK TEAM REVIEW

EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33

KODIAK EI A		
SYNC_MASTER=Q63	SYNC_DATE=05/18/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	42	154	




REMOVED BACKUP TERMINATION OPTIONS TO OPTIMIZE ROUTING.

PG 49 & 52 HAVE MORE CAPS

OMIT
U4300
 CBGA
 NEO-10S-REV2
 1.8GHZ-76C

QREQ_L AND SUSPENDREQ_L AND HACK
 SAME AS Q45



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0920	353S0867		U4310	PERICOM ANALOG SWITCH CRITICAL

CPU EI AND IO

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	43	154	

PLEASE FOLLOW THE NAMING CONVENTION OF BUSES FOR DIRECTION OF SIGNALS. BUSES ARE NAMED FROM THE PERSPECTIVE OF THE CPU. PLEASE HAVE THE KODIAK TEAM REVIEW.

EI OUTPUT TO CPU B

EI INPUT FROM CPU B




KODIAK DEFINES ADO AS AN INPUT AND ADI AS AN OUTPUT. NETS NAMED APPROPRIATELY.

WE MAY NEED A DIFFERENT ELECTRICAL_CONSTRAINT_SET FOR CPU_A AND CPU_B.


EI_BUS SYS_CLK CONSTRAINTS MOVED TO PAGE 56 TO SUPPORT M23/M33

WIRE TP_NB_APSYNC TO A TEST POINT




NET_SPACING_TYPE
P3MM SPACING 44 56
P3MM SPACING 44 56

PULL DOWN QREQS TO NB



KODIAK EI B
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	44 154



NOTES
 JTAG DRIVEN ON SMU PG 30
 QREQ PULLDOWNS ON Q63 SHARED PAGE
 SRESET DRIVEN ON PG 56
 INT DRIVEN BY KODIAK

4.7K RESISTORS FOR MANUFACTURING-TEST-TYPE PULLUPS OR PULLDOWNS.
 1K RESISTORS FOR IMPORTANT USE OR STRAPPING OPTIONS.

>= 1.8 GHZ *

SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
* 116S0066	1	RES,1K OHM,1/16W,5%,0402	R4734	EI_2T01
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4718	EI_2T01

SYSCLK * 12
 SYSCLK * 8

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4728	EI_2T01
* 116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4726,R4712	EI_3T01
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4724,R4710,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4726,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4728	NOSTUFF
116S0066	3	RES,1K OHM,1/16W,5%,0402	R4708,R4710,R4712	NOSTUFF

PROC / 2
 PROC / 3
 PROC / 4
 PROC / 6
 PROC / 8
 PROC / 12
 PROC / 16

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
* 116S0066	1	RES,1K OHM,1/16W,5%,0402	R4736	
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4720	NOSTUFF

BYPASS MODE

SELECT PLL FREQUENCY RANGE.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4732	CPU_PLL_LOW
* 116S0066	2	RES,1K OHM,1/16W,5%,0402	R4730,R4716	CPU_PLL_HIGH
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4732	CPU_PLL_MEDIUM
116S0066	2	RES,1K OHM,1/16W,5%,0402	R4714,R4716	NOSTUFF


RESERVED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4722	AVPRESET OFF
116S0066	1	RES,1K OHM,1/16W,5%,0402	R4738	AVPRESET ON

AVPRESET OFF
 AVPRESET ON


* STUFF THESE ON M23.

PROCESSOR BUS CONFIGURATION



CPU STRAPS
 SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET OF		
NONE	47 OF		154



CPU POWER AND BYPASS

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET OF		
NONE	48 OF 154		



PHYSICAL CONSTRAINTS

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
VC_OSCREF	0.25 MM	0.20 MM	4820
CPU_VID_R<0..5>	0.25 MM	0.20 MM	4810
VC_DACSTEP	0.25 MM	0.20 MM	4831
VC_AGNND	0.50 MM	0.20 MM	4825
VC_BGOUT	0.25 MM	0.20 MM	4835
VC_OS1	0.25 MM	0.20 MM	4820
VC_OS2	0.25 MM	0.20 MM	4822
VC_VCC	0.25 MM	0.25 MM	4833
VC_OS_HUB	0.25 MM	0.20 MM	4823
VC_OUTSEN	0.25 MM	0.20 MM	4827
VC_OUTSEN_R	0.25 MM	0.20 MM	4827
VCORE_SENSE_GND	0.25 MM	0.20 MM	4823
VCORE_SENSE_VOUT	0.25 MM	0.20 MM	4823
VC_AUX1	0.25 MM	0.25 MM	4832
VC_AUX2	0.25 MM	0.25 MM	4831
VC_OUT1	0.45 MM	0.25 MM	4834
VC_OUT2	0.45 MM	0.25 MM	4834
VC_ERRROUT	0.25 MM	0.20 MM	4825
VC_ERRROUT_RC	0.25 MM	0.20 MM	4825
VC_OS_HUB_RC	0.25 MM	0.20 MM	4834
EI_REPCLK_AVDD	0.50 MM	0.08 MM	4810

CPU Vcore VREG

SYNC_MASTER=M23-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	REV.
	NONE	50 OF 154	08

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
GD1_DRN	0.25 MM	0.25 MM	4835
GD1_BST	0.25 MM	0.25 MM	4835
GD1_VREG	0.25 MM	0.25 MM	4835
GD1_VPN	0.25 MM	0.25 MM	4835
GD1_TG	0.25 MM	0.25 MM	4835
GD1_BG	0.25 MM	0.25 MM	4835
GD1_FET_RC	0.25 MM	0.25 MM	4835
GD1_PN	0.60 MM	0.25 MM	4835
GD1_BST_R	0.25 MM	0.25 MM	4835
GD2_DRN	0.25 MM	0.25 MM	4835
GD2_BST	0.25 MM	0.25 MM	4835
GD2_VREG	0.25 MM	0.25 MM	4835
GD2_VPN	0.25 MM	0.25 MM	4835
GD2_TG	0.25 MM	0.25 MM	4835
GD2_BG	0.25 MM	0.25 MM	4835
GD2_FET_RC	0.25 MM	0.25 MM	4835
GD2_PN	0.60 MM	0.25 MM	4835
GD2_BST_R	0.25 MM	0.25 MM	4835




CPU VCORE MORE BYPASS

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT		OF
NONE	52		154

8

7

6

5


4

3

2

1

PROCESSOR AVDD VREG



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0671	1	IIC_MM1572FN, 2.5V, 150MA, REG, 5P SOT-25A	U5470	AVDD_2V5
353S0807	1	IIC_MM1572, 2.8V, 150MA, REG, 5P SOT-25A	U5470	AVDD_2V8



CPU AVDD VREG

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	54 OF 154	
NONE			

8

7

6

5


4

3


2

1


PROCESSOR TEMP SENSE (TDIODE EXCITATION CIRCUIT AND OPAMP)



PROCESSOR VCORE VOLTAGE SENSE




2.5V PRECISION VOLTAGE REFERENCE SOURCE




PHYSICAL CONSTRAINTS

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
TD0 <1..4>	0.25 MM	0.25 MM
PP12V_CPU_R	0.60 MM	0.25 MM
TD0_CURRENT	0.25 MM	0.25 MM
TD0_BUFFERED	0.25 MM	0.25 MM
KP_V <1..2>	0.25 MM	0.25 MM
CPU_SENSE_KP_V	0.25 MM	0.25 MM
PP3V3_OPAMP	0.60 MM	0.25 MM
INA138_OUT	0.25 MM	0.25 MM
CPU_SENSE_I_R	0.25 MM	0.25 MM
CPU_SENSE_I	0.25 MM	0.25 MM
CPU_SENSE_V	0.25 MM	0.25 MM
CPU_TEMP	0.25 MM	0.20 MM
CPU_TEMP_R	0.25 MM	0.20 MM
AVDDVC_NOISE	0.25 MM	0.20 MM
AVDDVB_CONT	0.25 MM	0.20 MM
PP12V_CPU_R	0.60 MM	0.25 MM
DAGND	0.60 MM	0.25 MM

FMAX CONNECTOR



PROCESSOR VCORE CURRENT SENSE (USING 12V INPUT CURRENT TO DERIVE CPU CURRENT)



T, V, I SENSORS

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET	OF	
NONE	55	154	

CONNECT PULSAR CLKS TO CPU/NB

Table with 4 columns: Pin, Signal Name, Constraint, and Component. Includes entries for EI_CPU_SYSCLK_P, EI_CPU_SYSCLK_N, EI_CPU_APSYCN, EI_CPU_TBN_CLK, and EI_NB_APSYCN.

CONNECT KODIAK EI A TO/FROM CPU

Table with 4 columns: Pin, Signal Name, Constraint, and Component. Includes entries for EI_NB_TO_CPU_CLK_P, EI_NB_TO_CPU_CLK_N, EI_NB_TO_CPU_AD, EI_NB_TO_CPU_SR_P, EI_NB_TO_CPU_SR_N, EI_CPU_TO_NB_CLK_P, EI_CPU_TO_NB_CLK_N, EI_CPU_TO_NB_AD, EI_CPU_TO_NB_SR_P, EI_CPU_TO_NB_SR_N, EI_CPU_A_TO_NB_CLK_P, EI_CPU_A_TO_NB_CLK_N, EI_CPU_A_TO_NB_AD, EI_CPU_A_TO_NB_SR_P, EI_CPU_A_TO_NB_SR_N.

CONNECT CPU TO KODIAK QREQ A0

Table with 4 columns: Pin, Signal Name, Constraint, and Component. Includes entries for CPU_TO_NB_QREQ_L and CPU_A0_TO_NB_QREQ_L.

CONNECT CPU TO KODIAK QACK A0, NC OTHERWISE

Table with 4 columns: Pin, Signal Name, Constraint, and Component. Includes entries for CPU_QACK_L, NC_CPU_A1_QACK_L, NC_CPU_B0_QACK_L, NC_CPU_B1_QACK_L, CPU_A0_QACK_L, CPU_A1_QACK_L, CPU_B0_QACK_L, CPU_B1_QACK_L.

CONNECT CPU TO KODIAK/SHASTA INT A0, NC OTHERWISE

Table with 4 columns: Pin, Signal Name, Constraint, and Component. Includes entries for CPU_INT_L, NC_NB_CPU_A1_INT_L, NC_NB_CPU_B0_INT_L, NC_NB_CPU_B1_INT_L, CPU_A0_INT_R_L, NB_CPU_A1_INT_L, NB_CPU_B0_INT_L, NB_CPU_B1_INT_L.

CONNECT CPU TO SHASTA SRESET A0, NC OTHERWISE


Table with 4 columns: Pin, Signal Name, Constraint, and Component. Includes entries for CPU_SRESET_L_R, NOTUSED_CPU_A1_SRESET_L, NOTUSED_CPU_B0_SRESET_L, NOTUSED_CPU_B1_SRESET_L, SB_CPU_A0_SRESET_L, SB_CPU_A1_SRESET_L, SB_CPU_B0_SRESET_L, SB_CPU_B1_SRESET_L.

WIRE OUT KODIAK AND CPU SIGNALS FOR TP'S

Table with 4 columns: Pin, Signal Name, Constraint, and Component. Includes entries for TP_NB_B_TRIGGER_OUT, TP_NB_A_TRIGGER_OUT, TP_CPU_APSYNCOUT, TP_CPU_TRIGGER_IN, TP_CPU_TRIGGER_OUT, NC_PSR0, NC_PSR0_ENABLE, TP_CPU_ATTENTION, NC_CPU_AFN, NB_B_TRIGGER_OUT, NB_A_TRIGGER_OUT, CPU_APSYNCOUT, CPU_TRIGGER_IN, CPU_TRIGGER_OUT, CPU_PSR0, CPU_PSR0_ENABLE, CPU_ATTENTION, CPU_AFN.

REMEMBER TO UPDATE NO_TEST PROPERTIES ON PG 6

CPU_CHKSTOP OR MCP TO NB



EI BUS AND SYSCLK CONSTRAINT LABELS

Table with 5 columns: Signal Name, ELECTRICAL_CONSTRAINT_SET, NET_SPACING_TYPE, NET_PHYSICAL_TYPE, DIFFERENTIAL_PAIR, and Component. Lists constraints for EI_CPU_TO_NB_CLK_P, EI_CPU_TO_NB_CLK_N, EI_CPU_TO_NB_AD, EI_CPU_TO_NB_SR_P, EI_CPU_TO_NB_SR_N, EI_NB_TO_CPU_CLK_P, EI_NB_TO_CPU_CLK_N, EI_NB_TO_CPU_AD, EI_NB_TO_CPU_SR_P, EI_NB_TO_CPU_SR_N, EI_NB_APSYCN, EI_CPU_APSYCN, EI_CPU_SYSCLK_P, EI_CPU_SYSCLK_N, EI_NB_SYSCLK_P, EI_NB_SYSCLK_N, EI_CPU_TO_NB_AD<22>, and EI_CPU_TO_NB_AD<23..43>.


NC KODIAK EI B OUTPUT PORT

Table with 4 columns: Pin, Signal Name, Constraint, and Component. Includes entries for NC_EI_NB_TO_CPU_B_CLK_P, NC_EI_NB_TO_CPU_B_CLK_N, NC_EI_NB_TO_CPU_B_AD, NC_EI_NB_TO_CPU_B_SR_P, NC_EI_NB_TO_CPU_B_SR_N, EI_NB_TO_CPU_B_CLK_P, EI_NB_TO_CPU_B_CLK_N, EI_NB_TO_CPU_B_AD, EI_NB_TO_CPU_B_SR_P, EI_NB_TO_CPU_B_SR_N.

NC KODIAK EI B INPUT PORT


Table with 4 columns: Pin, Signal Name, Constraint, and Component. Includes entries for NC_EI_CPU_B_TO_NB_CLK_P, NC_EI_CPU_B_TO_NB_CLK_N, NC_EI_CPU_B_TO_NB_AD, NC_EI_CPU_B_TO_NB_SR_P, NC_EI_CPU_B_TO_NB_SR_N, EI_CPU_B_TO_NB_CLK_P, EI_CPU_B_TO_NB_CLK_N, EI_CPU_B_TO_NB_AD, EI_CPU_B_TO_NB_SR_P, EI_CPU_B_TO_NB_SR_N.

PULLUPS FOR SRESET'S FROM SHASTA



SRESET LEVEL-TRANSLATOR AND TWO-WAY GLITCH PROTECT

BUFFER LEVEL-SHIFTS SHASTA'S 3.3V PUSH-PULL SIGNAL TO CPU FOR FAST RISE/FALL TRANSITIONS. BUFFER HIGH-Z'S OUTPUT WHEN PROC VCORE NOT POWERED BUT OVOID IS, TO PROTECT OVDD-LEVEL OUTPUT FROM CPU SRESET PIN.




IF SHASTA SHOULD DRIVE OD WITH EI LEVEL PULLUP, STUFF R5612, NOSTUFF R5608, STUFF R5646

NOTE, NB UNUSED INTS DO NOT REQUIRE PULLUPS, ONLY SHASTA (SINCE ITS OUTPUTS ARE TEMPORARILY INPUTS ON BOOTUP). INT PULLUP IS SO INT PIN IS NOT FLOATING TO PROCESSOR BUT WEAK TO ALLOW KODIAK TO DRIVE PUSH-PULL STRONGLY

CPU ALIASES & MISC

SYNC_MASTER=FINO-MS SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with 3 columns: Apple logo, DRAWING NUMBER (D 051-6790), and REV. (08). Includes a scale of 56 OF 154.




U1900
(8 OF 10)
PART 1 OF 10
PWR/GND

KODIAK-AS1C-040812

Q63: SEE P.20 FOR MORE DECOUPLING CAPS FOR THESE PINS.

KODIAK NBEM PWR & CAPS
 SYNC_MASTER=Q63 SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	58	154	



Kodiak 128bit CS/CKE/ODT mapping (Q63 style)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	0	1	0	onboard DRAM	0:63
A1	1	1	0	onboard DRAM	0:63
B2	8	0	4	U6700 rank 1	64:127
B3	9	1	4	U6700 rank 2	64:127
C4	2	2	1	*unused*	0:63
C5	3	2	1	*unused*	0:63
D6	10	3	2	*unused*	64:127
D7	11	3	2	*unused*	64:127
E8	5	5	5	*unused*	0:63
E9	6	5	5	*unused*	0:63
F10	13	4	6	*unused*	64:127
F11	14	4	6	*unused*	64:127
G12	7	6	3	*unused*	0:63
G13	8	6	3	*unused*	0:63
H14	14	6	7	*unused*	64:127
H15	15	6	7	*unused*	64:127

Kodiak 128bit CS/CKE/ODT mapping (v1.1 only)

DIMM RANK	CS*	CKE	ODT	M23 Function	D bits
A0	0	0	0	onboard DRAM	0:63
A1	1	1	1	onboard DRAM	0:63
B2	4	4	2	U6700 rank 1	64:127
B3	5	5	2	U6700 rank 2	64:127
C4	3	3	1	*unused*	0:63
C5	3	3	1	*unused*	0:63
D6	10	6	6	*unused*	64:127
D7	7	7	7	*unused*	64:127



U1900
BGA
(4 OF 10)
INTERFACE - DATA MEMORY

U1900
BGA
(3 OF 10)
INTERFACE - CONTROL MEMORY

KODIAK-ASIC-040812

KODIAK-ASIC-040812

DQ/DQS OKAY TO TIE TO GROUND FOR THERMALS



Kodiak Memory Dq/Ctl


SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET	OF	
NONE	59	154	

KODIAK MEMORY INTERFACE



ALL R PACKS ARE 1/16W 5%


ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
---------------------------	-------------------	------------------	-------------------

62 59 RAM_CLKA_P	RAM_KODIAK_CLK_EC	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP	Q905
62 59 RAM_CLKA_N	RAM_KODIAK_CLK_EC	RAM_CLK	RAM_CLK	RAM_KODIAK_CLK_DP	Q907
62 62 RAM_DIMM_A_CLK_P0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_CLK	RAM_DIMM_CLK0_DP	Q910
62 62 RAM_DIMM_A_CLK_N0	RAM_DIMM_CLK_EC	RAM_CLK	RAM_CLK	RAM_DIMM_CLK0_DP	Q911
62 62 RAM_DIMM_A_CLK_P1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_CLK	RAM_DIMM_CLK1_DP	Q912
62 62 RAM_DIMM_A_CLK_N1	RAM_DIMM_CLK_EC	RAM_CLK	RAM_CLK	RAM_DIMM_CLK1_DP	Q913
62 62 RAM_DIMM_A_CLK_P2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_CLK	RAM_DIMM_CLK2_DP	Q914
62 62 RAM_DIMM_A_CLK_N2	RAM_DIMM_CLK_EC	RAM_CLK	RAM_CLK	RAM_DIMM_CLK2_DP	Q915
62 62 RAM_ONBOARD_CLK_P0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK0_DP	Q916
62 62 RAM_ONBOARD_CLK_N0_1	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK0_DP	Q917
62 62 RAM_ONBOARD_CLK_P2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK2_DP	Q918
62 62 RAM_ONBOARD_CLK_N2_3	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK2_DP	Q919
62 62 RAM_ONBOARD_CLK_P4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK4_DP	Q920
62 62 RAM_ONBOARD_CLK_N4_5	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK4_DP	Q921
62 62 RAM_ONBOARD_CLK_P6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK6_DP	Q922
62 62 RAM_ONBOARD_CLK_N6_7	RAM_ONBOARD_CLK_EC	RAM_CLK	RAM_CLK	RAM_ONBOARD_CLK6_DP	Q923
62 RAM_CLK_FBIN_P	RAM_FB_CLK_EC	RAM_CLK	RAM_CLK	RAM_FBIN_CLK_DP	Q924
62 RAM_CLK_FBIN_N	RAM_FB_CLK_EC	RAM_CLK	RAM_CLK	RAM_FBIN_CLK_DP	Q925
62 RAM_CLK_FBOUT_P	RAM_FB_CLK_EC	RAM_CLK	RAM_CLK	RAM_FBOUT_CLK_DP	Q926
62 RAM_CLK_FBOUT_N	RAM_FB_CLK_EC	RAM_CLK	RAM_CLK	RAM_FBOUT_CLK_DP	Q927
68 59 RAM_DQ<7..0>	RAM_DQS0_EC	RAM_CAD	RAM_CAD	RAM_DQS_0_DP	Q928
68 59 RAM_DQS_P<0>	RAM_DQS0_EC	RAM_DQS	RAM_DQS	RAM_DQS_0_DP	Q929
68 59 RAM_DQS_N<0>	RAM_DQS0_EC	RAM_DQS	RAM_DQS	RAM_DQS_0_DP	Q930
68 59 RAM_DQ<15..8>	RAM_DQS1_EC	RAM_CAD	RAM_CAD	RAM_DQS_1_DP	Q931
68 59 RAM_DQS_P<1>	RAM_DQS1_EC	RAM_DQS	RAM_DQS	RAM_DQS_1_DP	Q932
68 59 RAM_DQS_N<1>	RAM_DQS1_EC	RAM_DQS	RAM_DQS	RAM_DQS_1_DP	Q933
68 59 RAM_DQ<23..16>	RAM_DQS2_EC	RAM_CAD	RAM_CAD	RAM_DQS_2_DP	Q934
68 59 RAM_DQS_P<2>	RAM_DQS2_EC	RAM_DQS	RAM_DQS	RAM_DQS_2_DP	Q935
68 59 RAM_DQS_N<2>	RAM_DQS2_EC	RAM_DQS	RAM_DQS	RAM_DQS_2_DP	Q936
68 59 RAM_DQ<31..24>	RAM_DQS3_EC	RAM_CAD	RAM_CAD	RAM_DQS_3_DP	Q937
68 59 RAM_DQS_P<3>	RAM_DQS3_EC	RAM_DQS	RAM_DQS	RAM_DQS_3_DP	Q938
68 59 RAM_DQS_N<3>	RAM_DQS3_EC	RAM_DQS	RAM_DQS	RAM_DQS_3_DP	Q939
68 59 RAM_DQ<39..32>	RAM_DQS4_EC	RAM_CAD	RAM_CAD	RAM_DQS_4_DP	Q940
68 59 RAM_DQS_P<4>	RAM_DQS4_EC	RAM_DQS	RAM_DQS	RAM_DQS_4_DP	Q941
68 59 RAM_DQS_N<4>	RAM_DQS4_EC	RAM_DQS	RAM_DQS	RAM_DQS_4_DP	Q942
68 59 RAM_DQ<47..40>	RAM_DQS5_EC	RAM_CAD	RAM_CAD	RAM_DQS_5_DP	Q943
68 59 RAM_DQS_P<5>	RAM_DQS5_EC	RAM_DQS	RAM_DQS	RAM_DQS_5_DP	Q944
68 59 RAM_DQS_N<5>	RAM_DQS5_EC	RAM_DQS	RAM_DQS	RAM_DQS_5_DP	Q945
68 59 RAM_DQ<55..48>	RAM_DQS6_EC	RAM_CAD	RAM_CAD	RAM_DQS_6_DP	Q946
68 59 RAM_DQS_P<6>	RAM_DQS6_EC	RAM_DQS	RAM_DQS	RAM_DQS_6_DP	Q947
68 59 RAM_DQS_N<6>	RAM_DQS6_EC	RAM_DQS	RAM_DQS	RAM_DQS_6_DP	Q948
68 59 RAM_DQ<63..56>	RAM_DQS7_EC	RAM_CAD	RAM_CAD	RAM_DQS_7_DP	Q949
68 59 RAM_DQS_P<7>	RAM_DQS7_EC	RAM_DQS	RAM_DQS	RAM_DQS_7_DP	Q950
68 59 RAM_DQS_N<7>	RAM_DQS7_EC	RAM_DQS	RAM_DQS	RAM_DQS_7_DP	Q951
68 59 RAM_DQ<71..64>	RAM_DQS8_EC	RAM_CAD	RAM_CAD	RAM_DQS_8_DP	Q952
68 59 RAM_DQS_P<8>	RAM_DQS8_EC	RAM_DQS	RAM_DQS	RAM_DQS_8_DP	Q953
68 59 RAM_DQS_N<8>	RAM_DQS8_EC	RAM_DQS	RAM_DQS	RAM_DQS_8_DP	Q954
68 59 RAM_DQ<79..72>	RAM_DQS9_EC	RAM_CAD	RAM_CAD	RAM_DQS_9_DP	Q955
68 59 RAM_DQS_P<9>	RAM_DQS9_EC	RAM_DQS	RAM_DQS	RAM_DQS_9_DP	Q956
68 59 RAM_DQS_N<9>	RAM_DQS9_EC	RAM_DQS	RAM_DQS	RAM_DQS_9_DP	Q957
68 59 RAM_DQ<87..80>	RAM_DQS10_EC	RAM_CAD	RAM_CAD	RAM_DQS_10_DP	Q958
68 59 RAM_DQS_P<10>	RAM_DQS10_EC	RAM_DQS	RAM_DQS	RAM_DQS_10_DP	Q959
68 59 RAM_DQS_N<10>	RAM_DQS10_EC	RAM_DQS	RAM_DQS	RAM_DQS_10_DP	Q960
68 59 RAM_DQ<95..88>	RAM_DQS11_EC	RAM_CAD	RAM_CAD	RAM_DQS_11_DP	Q961
68 59 RAM_DQS_P<11>	RAM_DQS11_EC	RAM_DQS	RAM_DQS	RAM_DQS_11_DP	Q962
68 59 RAM_DQS_N<11>	RAM_DQS11_EC	RAM_DQS	RAM_DQS	RAM_DQS_11_DP	Q963
68 59 RAM_DQ<103..96>	RAM_DQS12_EC	RAM_CAD	RAM_CAD	RAM_DQS_12_DP	Q964
68 59 RAM_DQS_P<12>	RAM_DQS12_EC	RAM_DQS	RAM_DQS	RAM_DQS_12_DP	Q965
68 59 RAM_DQS_N<12>	RAM_DQS12_EC	RAM_DQS	RAM_DQS	RAM_DQS_12_DP	Q966
68 59 RAM_DQ<111..104>	RAM_DQS13_EC	RAM_CAD	RAM_CAD	RAM_DQS_13_DP	Q967
68 59 RAM_DQS_P<13>	RAM_DQS13_EC	RAM_DQS	RAM_DQS	RAM_DQS_13_DP	Q968
68 59 RAM_DQS_N<13>	RAM_DQS13_EC	RAM_DQS	RAM_DQS	RAM_DQS_13_DP	Q969
68 59 RAM_DQ<119..112>	RAM_DQS14_EC	RAM_CAD	RAM_CAD	RAM_DQS_14_DP	Q970
68 59 RAM_DQS_P<14>	RAM_DQS14_EC	RAM_DQS	RAM_DQS	RAM_DQS_14_DP	Q971
68 59 RAM_DQS_N<14>	RAM_DQS14_EC	RAM_DQS	RAM_DQS	RAM_DQS_14_DP	Q972
68 59 RAM_DQ<127..120>	RAM_DQS15_EC	RAM_CAD	RAM_CAD	RAM_DQS_15_DP	Q973
68 59 RAM_DQS_P<15>	RAM_DQS15_EC	RAM_DQS	RAM_DQS	RAM_DQS_15_DP	Q974
68 59 RAM_DQS_N<15>	RAM_DQS15_EC	RAM_DQS	RAM_DQS	RAM_DQS_15_DP	Q975
70 68 63 RAM_DQ_R<127..0>		RAM_CAD	RAM_CAD		Q976
70 68 63 RAM_DQS_P_R<15..0>		RAM_DQS	RAM_DQS		Q977
70 68 63 RAM_DQS_N_R<15..0>		RAM_DQS	RAM_DQS		Q978
68 61 59 RAM_A<15..14>	RAM_A_CTL_EC	RAM_CAD	RAM_CAD		Q979
68 61 59 RAM_A<13..0>	RAM_A_CTL_EC	RAM_CAD	RAM_CAD		Q980
68 61 59 RAM_BA<1..0>	RAM_A_CTL_EC	RAM_CAD	RAM_CAD		Q981
68 61 59 RAM_BA<2>	RAM_A_CTL_1_EC	RAM_CAD	RAM_CAD		Q982
68 61 59 RAM_BAS_L	RAM_A_CTL_EC	RAM_CAD	RAM_CAD		Q983
68 61 59 RAM_CAS_L	RAM_A_CTL_EC	RAM_CAD	RAM_CAD		Q984
68 61 59 RAM_WE_L	RAM_A_CTL_EC	RAM_CAD	RAM_CAD		Q985
70 68 63 RAM_A_R<15..0>		RAM_CAD	RAM_CAD		Q986
70 68 63 RAM_BA_R<2..0>		RAM_CAD	RAM_CAD		Q987
70 68 63 RAM_RAS_L_R		RAM_CAD	RAM_CAD		Q988
70 68 63 RAM_CAS_L_R		RAM_CAD	RAM_CAD		Q989
70 68 63 RAM_WE_L_R		RAM_CAD	RAM_CAD		Q990
61 59 RAM_CS_L<0>	RAM_CS_ONBOARD_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q991
61 59 RAM_CS_L<4>	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q992
61 59 RAM_CS_L<5>	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q993
61 59 RAM_CS_L<8>	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q994
61 59 RAM_CS_L<9>	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q995
70 68 63 61 RAM_CS_L_R<0>		RAM_CSCKEODT	RAM_CSCKEODT		Q996
61 59 RAM_CS_DIMM_A	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q997
61 59 RAM_CS_DIMM_B	RAM_CS_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q998
61 59 RAM_CKE<0>	RAM_CKE_DIMM_ONBOARD_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q999
61 59 RAM_CKE<1>	RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q1000
61 59 RAM_CKE<4>	RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q1001
61 59 RAM_CKE<5>	RAM_CKE_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q1002
61 59 RAM_CKE_R<0>		RAM_CSCKEODT	RAM_CSCKEODT		Q1003
62 61 RAM_CKE_DIMM_B		RAM_CSCKEODT	RAM_CSCKEODT		Q1004
62 61 RAM_CKE_DIMM_A		RAM_CSCKEODT	RAM_CSCKEODT		Q1005
61 59 RAM_ODT<0>	RAM_ODT_ONBOARD_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q1006
61 59 RAM_ODT<2>	RAM_ODT_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q1007
61 59 RAM_ODT<4>	RAM_ODT_DIMM_EC	RAM_CSCKEODT	RAM_CSCKEODT		Q1008
70 68 63 61 RAM_ODT_R<0>		RAM_CSCKEODT	RAM_CSCKEODT		Q1009
62 61 RAM_ODT_DIMM_A		RAM_CSCKEODT	RAM_CSCKEODT		Q1010

RAM_CLK PRIMARY SPACING SET BASED ON DIFF IMPEDANCE
 RAM_CLK LINE-LINE SPACING SET TO 15MIL
 TOTAL LENGTH TOLERANCE = 20PS = 2.82MM
 RAM_CAD SPACING IS 10MIL

Parallel Term
 SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET	OF	
NONE	61	154	




Main Memory Clock Buffer

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHEET 62 OF	TOTAL SHEETS 154



MEMORY ADDR BRANCHING

SYNC_MASTER=FINO-EG SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	63	154	



PLACE CAPS CLOSE TO VDD/VDDQ PINS OF DIMM SOCKET

1	C6701	2.2UF	20%	CSRM1	609	2	C6702	0.22UF	20%	X5R	402	3	C6703	0.22UF	20%	X5R	402	4	C6704	0.22UF	20%	X5R	402	5	C6705	0.22UF	20%	X5R	402	6	C6706	0.22UF	20%	X5R	402	7	C6707	0.22UF	20%	X5R	402	8	C6708	0.22UF	20%	X5R	402	9	C6709	0.22UF	20%	X5R	402	10	C6710	0.22UF	20%	X5R	402	11	C6711	0.22UF	20%	X5R	402	12	C6712	0.22UF	20%	X5R	402	13	C6713	0.22UF	20%	X5R	402	14	C6714	2.2UF	20%	CSRM1	609	15	C6719	0.22UF	20%	X5R	402	16	C6721	0.22UF	20%	X5R	402	17	C6722	0.22UF	20%	X5R	402
---	-------	-------	-----	-------	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	---	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	-------	-----	-------	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----	----	-------	--------	-----	-----	-----

KEY

65	VSS	185	RAM_DIMM_CLK_P0	61 62
66	CK0_L	186	RAM_DIMM_CLK_N0	61 62
67	F-RT-TH	187		
68	VDD	188	RAM_A<0>	59 61 68
69	NC/PAR_IN	A0		
70	VDD	189	RAM_BA<1>	59 61 68
71	VDD	190	RAM_RAS_L	59 61 68
72	BA1	191		
73	VDDQ	192	RAM_CS_DIMM_A	61
74	RAS_L	193		
75	SO_L	194	RAM_ODT_DIMM_A	61
76	VDDQ	195	RAM_A<13>	59 61 68
77	ODT0	196		
78	NC/A13	197		
79	VDD	198		
80	VDDQ	199	RAM_DQ<99>	59 61
81	DQ32	200	RAM_DQ<97>	59 61
82	DQ33	201		
83	VSS	202		
84	DM4/DQS13	203		
85	DQS4_L	204		
86	VSS	205	RAM_DQ<98>	59 61
87	DQ38	206	RAM_DQ<103>	59 61
88	DQ34	207		
89	VSS	208	RAM_DQ<107>	59 61
90	DQ40	209	RAM_DQ<108>	59 61
91	VSS	210		
92	DM5/DQS14	211		
93	NC/DQS14_L	212		
94	DQS5_L	213		
95	VSS	214	RAM_DQ<110>	59 61
96	DQ46	215	RAM_DQ<106>	59 61
97	DQ42	216		
98	VSS	217	RAM_DQ<115>	59 61
99	DQ52	218	RAM_DQ<116>	59 61
100	DQ53	219		
101	VSS	220	RAM_DIMM_CLK_P2	61 62
102	CK2/RFU	221	RAM_DIMM_CLK_N2	61 62
103	NC	222		
104	VSS	223		
105	DM6/DQS15	224		
106	NC/DQS15_L	225		
107	DQS6_L	226	RAM_DQ<113>	59 61
108	VSS	227	RAM_DQ<119>	59 61
109	DQ54	228		
110	DQ55	229	RAM_DQ<125>	59 61
111	VSS	230	RAM_DQ<126>	59 61
112	DQ56	231		
113	VSS	232		
114	DM7/DQS16	233		
115	NC/DQS16_L	234		
116	DQS7	235	RAM_DQ<121>	59 61
117	VSS	236	RAM_DQ<123>	59 61
118	DQ62	237		
119	DQ58	238		
120	DQ59	239		
121	VSS	240		
122	VDDSPD	240		
123	SA0	240		
124	SA1	240		

Memory Dimm A

SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET OF		
NONE	67		154


ONBOARD MEMORY SHOULD FOLLOW SPEC FOR RAW CARD VERSION A



VIAS FOR ECC STUB




VIAS FOR ECC STUB



MLB Mem Series Term
 SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		68	154



DOES VDDL NEED A SPECIAL FILTER?
CHECK DECOUPLING - TRY TO MATCH SINGLE RANK DIMM

On-Board DDR SDRAM


SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
333T0032	4	IC,SDRAM,DDR2,512MBIT,X8	U6900,U6910,U6920,U6930	
333T0032	4	IC,SDRAM,DDR2,512MBIT,X8	U7040,U7050,U7060,U7070	

	APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHT 69	OF 154		




On-Board DDR SDRAM
 SYNC_MASTER=FINO-RT SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHEET 70	OF 154



KODIAK AVDD FILTERING
(LOCATE CLOSE TO POWER AND GROUND PINS)

U1900
KODIAK-ASIC-040812
PCI-E X16 INTERFACE
(5 OF 10)
SEE_TABLE

KODIAK PCI-E AC COUPLERS
(LOCATE NEAR SOURCE PINS)

KODIAK PCI-E DECOUPLING
(LOCATE CLOSE TO POWER AND GROUND PINS)

KODIAK PCI-E DECOUPLING
(LOCATE CLOSE TO POWER AND GROUND PINS)


KODIAK PCI-E X16
SYNC_MASTER=063 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
LAST MODIFIED=Thu May 19 14:09:36 2005
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	82	154	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
33880239	1	IC,RV370 XT, GRAPHICS CTLR	U8400	RV370XT
33880244	1	IC,RV380 XT, GRAPHICS CTLR	U8400	RV380XT

REMOVED COMPLIANCE TEST POINTS
 FINO WILL PLACE COUPLING CAPACITORS ON RECEIVING SIDE
 (THIS IS ALLOWED FOR CHIP TO CHIP PCIE)
 CAP PAD CAN BE USED FOR COMPLIANCE TEST



GPU PCIe		
SYNC_MASTER=FINO-DD	SYNC_DATE=MASTER	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	84 OF 154		

A

A

D

D

C

C

B

B

8

7

6

5

4

3

2

1

8

7

6

5

4


3

2

1

GPU VCORE VREG

NOTE:
 SET OUTPUT = 1.25V +/- 2% FOR RV370 XT
 1.30V +/- 2% FOR RV380 XT
 IRU3037ACS VREF = 0.8 VDC
 $V_{OUT} = V_{REF} * (R8503 + R8505) / R8505$ M23=1.250V
 M33=1.295V
 PEAK CURRENT OF PPVCORE_GPU
 7.2A WITH RV370 XT
 8.3A WITH RV380 XT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11450291	1	RES, 5.62K OHM, 1/16W, 1%, 0402	R8503	RV370XT
11450295	1	RES, 6.19K OHM, 1/16W, 1%, 0402	R8503	RV380XT


GPU 1.7V VDDC_CT

GPU 1.20V PCIE PVDD




GPU 1.80V TPVDD

GPU 2.5V A2VDD



GPU 1.8V VREG




Graphics Vregs

SYNC_MASTER=M23-DD SYNC_DATE=MASTER
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

POWER SEQUENCING FOR RV370/80: =PP3V3_GPU > =PPV_GPU_MEM > VDDC_CT > PPVCORE_GPU
 PP2V5_GPU_A2VDD > PP1V8_GPU > PCIE_PVDD

THE ENTIRE SEQUENCE SHOULD TAKE LESS THAN 40 MS (T1+T3 IN DATABOOK)
 HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER
 POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		85	154



U8400
RV370XT
BGA
(2 OF 5)
OMIT
CORE POWER

GPU Core Power
 SYNC_MASTER=FINO-DD SYNC_DATE=MASTER
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	86 OF		154



MEMVMODE	01
* 1.8V	01
2.5V	10
2.8V	11

GPU Frame Buffer

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	REV.
	NONE	87 OF 154	08

FRAME BUFFER A TERMINATION


PLACE R'S CLOSE TO MEMORY

PLACE CLOCK TERMINATION AFTER MEMORY
GPU -> MEMORY -> TERMINATION

Table of termination points for Frame Buffer A, listing signals like FBD<31> through FBD<23> and their corresponding resistor values and locations.

Table of termination points for Frame Buffer A, listing signals like FBD<32> through FBD<63> and their corresponding resistor values and locations.

Table of termination points for Frame Buffer A, listing signals like FBDQS<0> through FBDQS<7> and their corresponding resistor values and locations.



FRAME BUFFER B TERMINATION

Table of termination points for Frame Buffer B, listing signals like FBD<64> through FBD<92> and their corresponding resistor values and locations.

Table of termination points for Frame Buffer B, listing signals like FBD<96> through FBD<127> and their corresponding resistor values and locations.

Table of termination points for Frame Buffer B, listing signals like FBDQS<8> through FBDQS<15> and their corresponding resistor values and locations.





Table mapping electrical constraint sets to net physical types and spacing types for Frame Buffer A termination.

Table mapping electrical constraint sets to net physical types and spacing types for Frame Buffer B termination.

FB Series Termination
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information: APPLE COMPUTER INC., DRAWING NUMBER 051-6790, REV. 08, SCALE NONE, SHEET 88 OF 154.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U8900, U8901	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U8900, U8901	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM A

SYNC_MASTER=FINO-DD SYNC_DATE=MASTER







NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0319	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB64MB_300MHZ_SAM
333S0311	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_300MHZ_SAM
333S0312	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, SAM	U9000, U9001	CRITICAL	FB128MB_350MHZ_SAM
333S0320	2	SDRAM, 4MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB64MB_300MHZ_HYN
333S0314	2	SDRAM, 8MX32, GDDR, 300MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_300MHZ_HYN
333S0315	2	SDRAM, 8MX32, GDDR, 350MHZ, 1.8V, HYN	U9000, U9001	CRITICAL	FB128MB_350MHZ_HYN

GPU GDDR SDRAM B
 SYNC_MASTER=FINO-DD SYNC_DATE=MASTER
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6790	REV.	08
SCALE	NONE	SHT	90	OF	154

ATI STRAPS






MEMORY STRAPS



GPIO<7> - MEMORY DIE REVISION
 0 - ORIGINAL DIE REVISION
 1 - NEW (FUTURE) DIE REV
 GPIO<10> - MEMORY VENDOR
 0 - SAMSUNG
 1 - HYNIX
 GPIO<14> - MEMORY DENSITY
 0 - 4MX32
 1 - 8MX32
 DVPDATA<3,4> - SPEED
 00 - 325E / 200M
 01 - 400E / 300M
 10 - 500E / 350M
 11 - RESERVED FOR FUTURE USE

APPLE GPIOS



GPU Straps


SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		92	154



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0131	1	RES,130 OHM,1/16W,1%,0402	R9373	RV370XT
114S0134	1	RES,140 OHM,1/16W,1%,0402	R9373	RV380XT

GPU DVI & DACs


SYNC_MASTER=FINO-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET	OF	
NONE	93	154	

INTERNAL LCD





PLACE R9600-R9604, C9600 AS CLOSE TO GPU AS POSSIBLE


PLACE FILTER CLOSE TO TMSD CONNECTOR




PANEL POWER SEQUENCING







INTERNAL TMSD CONNECTOR



INVERTER INTERFACE



EXTERNAL VGA CONNECTOR



TMSD/Inverter/ExtVGA

SYNC_MASTER=M23-DD SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET OF		
NONE	96 OF 154		



KODIAK HT16

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY
 LAST MODIFIED=Thu May 19 14:09:51 2005
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT OF	PAGE
NONE	98	154



APPLE COMPUTER INC.

PAGE 98

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

	SIG_NAME	MAKE_BASE	DIFFERENTIAL_PAIR	EC_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	
9803	HT NB TO MB CLK N<0>	HT NB TO SB CLK N<0>	TRUE	HT NB TO SB CLK	HT NB TO SB PP	HT CAD	HT NB TO SB CLK
9803	HT NB TO MB CLK P<0>	HT NB TO SB CLK P<0>	TRUE	HT NB TO SB CLK	HT NB TO SB PP	HT CAD	HT NB TO SB CLK
9803	HT NB TO MB CAD N<0>	HT NB TO SB CAD N<0>	TRUE	HT NB TO SB CAD0	HT NB TO SB PP	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD N<1>	HT NB TO SB CAD N<1>	TRUE	HT NB TO SB CAD1	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD P<1>	HT NB TO SB CAD P<1>	TRUE	HT NB TO SB CAD1	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD N<2>	HT NB TO SB CAD N<2>	TRUE	HT NB TO SB CAD2	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD P<2>	HT NB TO SB CAD P<2>	TRUE	HT NB TO SB CAD2	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD N<3>	HT NB TO SB CAD N<3>	TRUE	HT NB TO SB CAD3	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD P<3>	HT NB TO SB CAD P<3>	TRUE	HT NB TO SB CAD3	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD N<4>	HT NB TO SB CAD N<4>	TRUE	HT NB TO SB CAD4	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD P<4>	HT NB TO SB CAD P<4>	TRUE	HT NB TO SB CAD4	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD N<5>	HT NB TO SB CAD N<5>	TRUE	HT NB TO SB CAD5	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD P<5>	HT NB TO SB CAD P<5>	TRUE	HT NB TO SB CAD5	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD N<6>	HT NB TO SB CAD N<6>	TRUE	HT NB TO SB CAD6	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD P<6>	HT NB TO SB CAD P<6>	TRUE	HT NB TO SB CAD6	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD N<7>	HT NB TO SB CAD N<7>	TRUE	HT NB TO SB CAD7	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CAD P<7>	HT NB TO SB CAD P<7>	TRUE	HT NB TO SB CAD7	HT NB TO SB	HT CAD	HT NB TO SB CAD

9803	HT NB TO MB CTL N<0>	HT NB TO SB CTL N<0>	TRUE	HT NB TO SB CTL0	HT NB TO SB	HT CAD	HT NB TO SB CAD
9803	HT NB TO MB CTL P<0>	HT NB TO SB CTL P<0>	TRUE	HT NB TO SB CTL0	HT NB TO SB	HT CAD	HT NB TO SB CAD

9803	HT MB TO NB CLK N<0>	HT SB TO NB CLK N<0>	TRUE	HT SB TO NB CLK	HT SB TO NB PP	HT CAD	HT SB TO NB CLK
9803	HT MB TO NB CLK P<0>	HT SB TO NB CLK P<0>	TRUE	HT SB TO NB CLK	HT SB TO NB PP	HT CAD	HT SB TO NB CLK
9803	HT MB TO NB CAD N<0>	HT SB TO NB CAD N<0>	TRUE	HT SB TO NB CAD0	HT SB TO NB PP	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD P<0>	HT SB TO NB CAD P<0>	TRUE	HT SB TO NB CAD0	HT SB TO NB PP	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD N<1>	HT SB TO NB CAD N<1>	TRUE	HT SB TO NB CAD1	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD P<1>	HT SB TO NB CAD P<1>	TRUE	HT SB TO NB CAD1	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD N<2>	HT SB TO NB CAD N<2>	TRUE	HT SB TO NB CAD2	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD P<2>	HT SB TO NB CAD P<2>	TRUE	HT SB TO NB CAD2	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD N<3>	HT SB TO NB CAD N<3>	TRUE	HT SB TO NB CAD3	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD P<3>	HT SB TO NB CAD P<3>	TRUE	HT SB TO NB CAD3	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD N<4>	HT SB TO NB CAD N<4>	TRUE	HT SB TO NB CAD4	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD P<4>	HT SB TO NB CAD P<4>	TRUE	HT SB TO NB CAD4	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD N<5>	HT SB TO NB CAD N<5>	TRUE	HT SB TO NB CAD5	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD P<5>	HT SB TO NB CAD P<5>	TRUE	HT SB TO NB CAD5	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD N<6>	HT SB TO NB CAD N<6>	TRUE	HT SB TO NB CAD6	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD P<6>	HT SB TO NB CAD P<6>	TRUE	HT SB TO NB CAD6	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD N<7>	HT SB TO NB CAD N<7>	TRUE	HT SB TO NB CAD7	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CAD P<7>	HT SB TO NB CAD P<7>	TRUE	HT SB TO NB CAD7	HT SB TO NB	HT CAD	HT SB TO NB CAD

9803	HT MB TO NB CTL N<0>	HT SB TO NB CTL N<0>	TRUE	HT SB TO NB CTL0	HT SB TO NB	HT CAD	HT SB TO NB CAD
9803	HT MB TO NB CTL P<0>	HT SB TO NB CTL P<0>	TRUE	HT SB TO NB CTL0	HT SB TO NB	HT CAD	HT SB TO NB CAD

9807	NC HT MB TO NB CAD P<8..15>		TRUE				HT MB TO NB CAD P<8..15>
9807	NC HT MB TO NB CAD N<8..15>		TRUE				HT MB TO NB CAD N<8..15>
9807	TP HT MB TO NB CLK N<1>		TRUE				HT MB TO NB CLK N<1>
9807	TP HT MB TO NB CLK P<1>		TRUE				HT MB TO NB CLK P<1>
9807	NC HT NB TO MB CAD P<8..15>		TRUE				HT NB TO MB CAD P<8..15>
9807	NC HT NB TO MB CAD N<8..15>		TRUE				HT NB TO MB CAD N<8..15>
9807	NC HT NB TO MB CLK N<1>		TRUE				HT NB TO MB CLK N<1>
9807	NC HT NB TO MB CLK P<1>		TRUE				HT NB TO MB CLK P<1>

98A8 26C2	HT NB REFCLK P<0>			HT NB REFCLK0	HT NB REFCLK	HT CLK	HT CLK
98A8 26C2	HT NB REFCLK N<0>			HT NB REFCLK0		HT CLK	HT CLK
98A8	HT NB P<0>			HT NBO		HT CLK	HT CLK
98A8	HT NB N<0>			HT NBO		HT CLK	HT CLK
98A8	HT NB REFCLK PF<0>			HT NB REFCLK F0		HT CLK	HT CLK
98A8	HT NB REFCLK NF<0>			HT NB REFCLK F0		HT CLK	HT CLK

SIG_NAME	MIN_LINE_WIDTH	MIN_NECK_WIDTH	VOLTAGE
98D5 PWR_HT_AVDD	0.4MM	0.2MM	2.5
98D4 PWR_HT_AVDD2	0.4MM	0.2MM	2.5
98C6 98C3 98A6 GND	0.4MM	0.2MM	0
98A8 HT_NB_G			KEEP DIFF CLOCK FROM BEING A SINGLE XNET

HT ALIASES

FINO-EG 05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT		
NONE	101 ^F	154	

8

7

6

5

4

3

2

1

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
HT	0.38mm SPACING	
HT	0.38mm SPACING	
HT	2.54mm SPACING	

HT_CLK66M_SB_C	103
HT_CLK66M_SB	26 103
HT_LDTRESET_L	98 103



Page Notes

Power aliases required by this page:
 =PP2V5_PWRON_HT
 =PP1V2_PWRON_HT

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - SB_HT_200M

Stuffs resistor to select 200MHz HT 1/F.



HT RefClk HT 1/F Speed

1 = 100MHz 1 = 100MHz
 0 = 66MHz 0 = 200MHz

← DETERMINES THE OPERATING FREQUENCY OF HT CORE

1: THE HT SLAVE, HTGS AND THE HT SIDE OF THE PCI BRIDGES OPERATE AT 100 MHZ
 0: THE HT SLAVE, HTGS AND THE HT SIDE OF THE PCI BRIDGES OPERATE AT 200 MHZ

Shasta HyperTransport

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	103		154

8

7

6

5

4


3

2



1

ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%


R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)



RC000




RC001



PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB



PCI SERIES TERMINATION

SYNC_MASTER=FINO-EG SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	120	154	

8

7

6

5

4

3

2

1

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	PCI_CLK33M_AIRPORT 26 121

Page Notes

Power aliases required by this page:
 - _PP3V3_PCI


Signal aliases required by this page:
 - _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

Q85 WIRELESS CONNECTOR



D

D

C

C

B

B

A

A

AIRPORT & BLUETOOTH

SYNC_MASTER=FINO-EG SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	121 OF 154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
	CLOCKS	=PCI_CLK33M_USB2

Page Notes

Power aliases required by this page:
 - _PPVIO_PCI (to 3.3V or 5V)


Signal aliases required by this page:
 - _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD27 (slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports Discold.

Q63 APPLICATION OF POWER NET "=PPVIO_PCI_USB2" IS PP3V3_RUN



ALL NETS TO FUNCTIONAL TEST PAGE

USB 2.0 PCI Interface		
SYNC_MASTER=Q63	SYNC_DATE=05/18/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		122	154


Page Notes

Power aliases required by this page:
 - #PP3V3_PCI

Signal aliases required by this page:
 (NONE)

BCM options provided by this page:
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7500 part number.



BootROM

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE		SHT	OF
NONE		125	154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_RXD1_C
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_TXD1
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_RXD2_C
	SATA	SATA	SATA_TXD2
	SATA	SATA	SATA_TXD2
			UATA_DD<15..8>
			UATA_DD<7>
			UATA_DD<6..0>
			UATA_DA<2..0>
			UATA_CS1_L
			UATA_CS1_L
			UATA_HSTROBE
			UATA_STOP
			UATA_DMACK_L
			UATA_RESET_L
			UATA_DSTROBE
			UATA_DMARQ
			UATA_INTRO
			UATA_DD R<15..8>
			UATA_DD R<7>
			UATA_DD R<6..0>
			UATA_DA R<2..0>
			UATA_CS0_L R
			UATA_CS1_L R
			UATA_DMACK_L R
			UATA_HSTROBE R
			UATA_STOP R
			UATA_RESET_L R

PLACE TERMINATION RESISTORS AT UATA CONNECTOR JC901



DIOR :HDMARDY- :HSTROBE >
DIOW- :STOP >



Page Notes

Power aliases required by this page:
- _PP1V2_PWRON_DISK

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: SATA

Line To Line: 0.38mm
Length Tolerance: 1.27mm
Primary Max Sep: 0.25mm outer
Primary Max Sep: 0.23mm inner
Secondary Max Sep: 2.54mm
Secondary Length: 12.70mm

NOTE: Target differential impedance for SATA data pairs is 100 ohms.

UATA	Signal	Pin
UD_IDEDD_0_H	UATA_DD R<0>	127
UD_IDEDD_1_H	UATA_DD R<1>	129
UD_IDEDD_2_H	UATA_DD R<2>	128
UD_IDEDD_3_H	UATA_DD R<3>	127
UD_IDEDD_4_H	UATA_DD R<4>	129
UD_IDEDD_5_H	UATA_DD R<5>	127
UD_IDEDD_6_H	UATA_DD R<6>	129
UD_IDEDD_7_H	UATA_DD R<7>	127
UD_IDEDD_8_H	UATA_DD R<8>	129
UD_IDEDD_9_H	UATA_DD R<9>	127
UD_IDEDD_10_H	UATA_DD R<10>	129
UD_IDEDD_11_H	UATA_DD R<11>	127
UD_IDEDD_12_H	UATA_DD R<12>	129
UD_IDEDD_13_H	UATA_DD R<13>	127
UD_IDEDD_14_H	UATA_DD R<14>	129
UD_IDEDD_15_H	UATA_DD R<15>	127
UD_IDEDA0_H	UATA_DA R<0>	129
UD_IDEDA1_H	UATA_DA R<1>	127
UD_IDEDA2_H	UATA_DA R<2>	129
UD_IDECS1FX_L	UATA_CS0 L R	127
UD_IDECS3FX_L	UATA_CS1 L R	129
UD_IDEDMACK_L	UATA_DMACK L R	127
UD_IDEDRDL	UATA_HSTROBE R	129
UD_IDEWR_L	UATA_STOP R	127
UD_IDERST_L	UATA_RESET L R	129
RXDP1	SATA_TXD P1	127
RXDN1	SATA_TXD N1	129
RXDP2	SATA_TXD P2	127
RXDN2	SATA_TXD N2	129

AC coupling required for any SATA pair used.
Recommended 0.1uF cap placed close to Shasta.
(Caps provided by device page)

Shasta Disk

SYNC_MASTER=M23-MB SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET OF		
NONE	127 OF 154		

SATA CONNECTOR




SATA PORT1 IS NOT USED IN M23/M33:NO TEST

- 127 SATA TXD P2 == NC_SATA_TXD_P2 6 MAKE_BASE=TRUE
- 127 SATA TXD N2 == NC_SATA_TXD_N2 6 MAKE_BASE=TRUE
- 127 SATA RXD N2 C == NC_SATA_RXD_N2_C 6 MAKE_BASE=TRUE
- 127 SATA RXD P2 C == NC_SATA_RXD_P2_C 6 MAKE_BASE=TRUE



4-12-05
ADD THESE GROUND VIAS NEAR EACH LAYER JUMP FOR THE SATA DIFF PAIRS. ONE GND VIA PER SIGNAL VIA, AND PLACE GND VIA NO CLOSER THAN 0.152MM TO SIGNAL VIA.

PATA CONNECTOR



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NO_TEST
129 127 UATA DD<15..8>	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA DD<7>	UATA_DD7	UATA_NETPH	UATA_NETSPA		
129 127 UATA DD<6..0>	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA DA<2..0>	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA CS0 L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA CS1 L	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA HSTROBE	UATA_DD	UATA_NETPH	UATA_NETSPA		
129 127 UATA STOP	UATA_HOST	UATA_NETPH	UATA_NETSPA		
129 127 UATA DMACK L	UATA_HOST_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA RESET L	UATA_RESET_L	UATA_NETPH	UATA_NETSPA		
129 127 UATA DSTROBE R	UATA_DEV_R_C	UATA_NETPH	UATA_NETSPA		
129 127 UATA DMARQ R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA INTRO R	UATA_DEV_R	UATA_NETPH	UATA_NETSPA		
129 127 UATA DD R<15..8>	UATA_NETPH	UATA_NETSPA			
129 127 UATA DD R<7>	UATA_NETPH	UATA_NETSPA			
129 127 UATA DD R<6..0>	UATA_NETPH	UATA_NETSPA			
129 127 UATA DA R<2..0>	UATA_NETPH	UATA_NETSPA			
129 127 UATA CS0 L R	UATA_NETPH	UATA_NETSPA			
129 127 UATA CS1 L R	UATA_NETPH	UATA_NETSPA			
129 127 UATA HSTROBE R	UATA_NETPH	UATA_NETSPA			
129 127 UATA STOP R	UATA_NETPH	UATA_NETSPA			
129 127 UATA DMACK L R	UATA_NETPH	UATA_NETSPA			
129 127 UATA RESET L R	UATA_NETPH	UATA_NETSPA			
129 127 UATA DSTROBE	UATA_NETPH	UATA_NETSPA			
129 127 UATA DMARQ	UATA_NETPH	UATA_NETSPA			
129 127 UATA INTRO	UATA_NETPH	UATA_NETSPA			
129 127 SATA_TXD_P1	SATA_TXD1	SATA	SATA		TRUE
129 127 SATA_TXD_N1	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 127 SATA_TXD_P1_C	SATA_TXD1	SATA	SATA		TRUE
129 127 SATA_TXD_N1_C	SATA_TXD1	SATA	SATA	TX1C	TRUE
129 127 SATA_RXD_N1_C	SATA_RXD1	SATA	SATA		TRUE
129 127 SATA_RXD_P1_C	SATA_RXD1	SATA	SATA		TRUE
129 127 SATA_RXD_N1	SATA_RXD1	SATA	SATA	RX1C	TRUE
129 127 SATA_RXD_P1	SATA_RXD1	SATA	SATA	RX1C	TRUE

UATA FROM RPAKS TO JC901

UATA FROM SHASTA U2300 TO RPAKS

4-11-05: BOARD FILE HAS PHYSICAL/SPACING NAME ASSIGNMENT ALREADY FOR SATA DIFF PAIRS (CAP TO SHASTA). BUT NOT FOR THE SATA CAP TO CONNECTOR ROUTES, WHICH THE ABOVE ARE ADDED FOR THIS PURPOSE.
UATA TRACE IMPEDANCE ROUTE TO 50 OHMS

4-8-05
NOTES FOR SHARED PAGE 127
FOR M23/M33 CREATE A WIDE SHAPE FOR PP1V2_SATA_VDD AND THEN NECK DOWN TO THE DEFAULT VALUE WHEN NECESSARY. THE WIDTH/NECK PROPERTIES ON PAGE 127 ARE SET BY Q63 FOR SCHEMATIC SHARING.

LC700 CHANGED TO 155S0240 (600 OHM,0.2 OHM DCR,1A)
PREVIOUS ONE WAS 155S0031 (600 OHM,0.6 OHM DCR,0.2A)
PER TOKIN AMERICA PN: N2012Z601.

4-11-05.
PP1V2_ALL REG. IS SET TO BE 1.22V TO 1.23V AS NOTED ON THE 1.2 REG PAGE 13. THIS WILL HELP MITIGATE THE LOSS ACROSS THE Q1306 FET SI3326DV.

4-12-05.
UPDATED AC COUPLING CAPS FOR SATA JC900.
ADDED DECOUPLING CAPS FOR JC901 PP5V_PATA NET.

Disk Connectors

SYNC_MASTER=M23-MB SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6790 REV: 08

SCALE: NONE SHEET OF: 129 OF 154

8

7

6

5

4

3

2

1

D

D

PLACE THESE SERIES TERM CLOSE TO DRIVER: SB/SHASTA

SHASTA₈ -> VESTA

131	9	ENET_TXD_R<0>	159	MAKE_BASE=TRUE	ENET_TXD<0>	9	131	132
131	9	ENET_TXD_R<1>	160	MAKE_BASE=TRUE	ENET_TXD<1>	9	131	132
131	9	ENET_TXD_R<2>	161	MAKE_BASE=TRUE	ENET_TXD<2>	9	131	132
131	9	ENET_TXD_R<3>	162	MAKE_BASE=TRUE	ENET_TXD<3>	9	131	132
131	9	ENET_TXD_R<4>	163	MAKE_BASE=TRUE	ENET_TXD<4>	9	131	132
131	9	ENET_TXD_R<5>	164	MAKE_BASE=TRUE	ENET_TXD<5>	9	131	132
131	9	ENET_TXD_R<6>	165	MAKE_BASE=TRUE	ENET_TXD<6>	9	131	132
131	9	ENET_TXD_R<7>	---	MAKE_BASE=TRUE	ENET_TXD<7>	9	131	132
131	9	ENET_TX_EN_R	166	---	ENET_TX_EN	9	131	132
131	9	ENET_TX_ER_R	---	MAKE_BASE=TRUE	ENET_TX_ER	9	131	132
131	9	ENET_CLK125M_GTX_R	168	---	ENET_CLK125M_GTX	131	132	
131	9	ENET_MDIO_R	169	---	ENET_MDIO	131	132	

PLACE THESE SERIES TERM CLOSE TO DRIVER: VESTA

VESTA -> SHASTA

132	131	ENET_CLK125M_GBE_REF_R	184	MAKE_BASE=TRUE	ENET_CLK125M_GBE_REF	131		
132	131	ENET_CLK25M_TX_R	170	MAKE_BASE=TRUE	ENET_CLK25M_TX	131		
132	131	ENET_CLK125M_RX_R	171	MAKE_BASE=TRUE	ENET_CLK125M_RX	131		
132	131	ENET_RXD_R<0>	172	MAKE_BASE=TRUE	ENET_RXD<0>	9	131	
132	131	ENET_RXD_R<1>	173	MAKE_BASE=TRUE	ENET_RXD<1>	9	131	
132	131	ENET_RXD_R<2>	174	MAKE_BASE=TRUE	ENET_RXD<2>	9	131	
132	131	ENET_RXD_R<3>	175	MAKE_BASE=TRUE	ENET_RXD<3>	9	131	
132	131	ENET_RXD_R<4>	176	MAKE_BASE=TRUE	ENET_RXD<4>	9	131	
132	131	ENET_RXD_R<5>	177	MAKE_BASE=TRUE	ENET_RXD<5>	9	131	
132	131	ENET_RXD_R<6>	178	MAKE_BASE=TRUE	ENET_RXD<6>	9	131	
132	131	ENET_RXD_R<7>	---	MAKE_BASE=TRUE	ENET_RXD<7>	9	131	
132	131	ENET_RX_DV_R	180	MAKE_BASE=TRUE	ENET_RX_DV	131		
132	131	ENET_RX_ER_R	181	MAKE_BASE=TRUE	ENET_RX_ER	131		
132	131	ENET_COL_R	182	MAKE_BASE=TRUE	ENET_COL	131		
132	131	ENET_CR_S_R	183	MAKE_BASE=TRUE	ENET_CR_S	131		

Preliminary

C

C

B

B

A

A

ENET SERIES TERM
 SYNC_MASTER=FINO-HC SYNC_DATE=05/18/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	
NONE	130	154	

8

7

6

5

4

3

2

1



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
ENET	0.38mm SPACING	ENET_CLK25M_TX 130 131
ENET	0.38mm SPACING	ENET_CLK125M_RX 130 131
ENET	0.38mm SPACING	ENET_CLK125M_GBR_REF 130 131
ENET	0.38mm SPACING	ENET_CLK125M_GTX 130 132
ENET	0.38mm SPACING	ENET_CLK125M_GTX_R 130 131
ENET	ENET_FW_2X	ENET_RXD_R<7..0> 9 130 132
ENET	ENET_FW_3X	ENET_RX_DV_R 130 132
ENET	ENET_FW_3X	ENET_RX_ER_R 130 132
ENET	ENET_FW_2X	ENET_RXD<7..0> 9 130 131
ENET	ENET_FW_3X	ENET_RX_DV 130 131
ENET	ENET_FW_3X	ENET_RX_ER 130 131
ENET	ENET_FW_2X	ENET_TXD_R<7..0> 9 130 131
ENET	ENET_FW_3X	ENET_TX_EN_R 9 130 131
ENET	ENET_FW_3X	ENET_TX_ER_R 9 130 131
ENET	ENET_FW_2X	ENET_TXD<7..0> 9 130 132
ENET	ENET_FW_3X	ENET_TX_EN 9 130 132
ENET	ENET_FW_3X	ENET_TX_ER 9 130 132
ENET	ENET_FW_3X	ENET_CR_S_R 130 132
ENET	ENET_FW_3X	ENET_COL_R 130 132
ENET	ENET_FW_3X	ENET_CR_S 130 131
ENET	ENET_FW_3X	ENET_COL 130 131
ENET	ENET_FW_3X	ENET_MDC 131 132
ENET	ENET_FW_3X	ENET_MDIO 130 131 132
ENET	ENET_FW_3X	ENET_MDIO_R 130 131
ENET	ENET_FW_3X	R8405_1 131
ENET	ENET_FW_3X	R8405_2 131
ENET	ENET_FW_3X	R8407_2 131

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES, 0-OHM, 402, 5%	RD103		ENET_MDIO_DELAY_0 *
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD105, RD106		ENET_MDIO_DELAY_2NS
116S0004	3	RES, 0-OHM, 402, 5%	RD104, RD108, RD106		ENET_MDIO_DELAY_4NS
116S0030	1	RES, 33-OHM, 402, 5%	RD107		ENET_MDIO_DELAY_4NS

Shasta Ethernet

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	131		154

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
ENET	0.38mm SPACING		ENET_CLK125M_GBE_REF_R 130 132
ENET	0.38mm SPACING		ENET_CLK125M_RX_R 130 132
ENET	0.38mm SPACING		ENET_CLK25M_TX_R 130 132
ENET	ENET	ENET_MDI0	ENET_MDI_P<0> 132 136
ENET	ENET	ENET_MDI0	ENET_MDI_N<0> 132 136
ENET	ENET	ENET_MDI1	ENET_MDI_P<1> 132 136
ENET	ENET	ENET_MDI1	ENET_MDI_N<1> 132 136
ENET	ENET	ENET_MDI2	ENET_MDI_P<2> 132 136
ENET	ENET	ENET_MDI2	ENET_MDI_N<2> 132 136
ENET	ENET	ENET_MDI3	ENET_MDI_P<3> 132 136
ENET	ENET	ENET_MDI3	ENET_MDI_N<3> 132 136
ENET	0.38mm SPACING		VESTA_CLK25M_XTALI 132
ENET	0.38mm SPACING		VESTA_CLK25M_XTALO 132
ENET	0.38mm SPACING		VESTA_CLK25M_XTALO_R 132

Page Notes

Power aliases required by this page:
 - =PP3V3_ENET
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


Net Spacing Type: ENET

Line To Line: 0.38mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.13mm
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

Vesta Config Straps:

PHYA<4..0> - PHY Address Select (Internal Pull-downs)	MANMS - Manual Master/Slave Configuration Select (Internal Pull-down)
EN_10B - TBI Interface Select (Internal Pull-down)	HUB - Repeater Select (Internal Pull-down)
RGMIEN - RGMI Enable (Internal Pull-down)	ER - Edge Rate Select (Internal Pull-down)
FDX - Full-Duplex Select (Internal Pull-up)	AM_EN - Auto-Negotiation Select (Internal Pull-down)
F1000 - Speed Select (Internal Pull-up)	TXC_RXC_DELAY (Internal Pull-up)
SPD0 - Speed Select (Internal Pull-down)	
AN_EN F1000 SPD0 Description	
0 0 0 Force 10BASE-T	
0 0 1 Force 100BASE-TX	
0 1 X Force 100BASE-T (test use only)	
1 0 0 Auto-negotiate advertise 10BASE-T	
1 0 1 Auto-negotiate advertise 10/100BASE-TX	
1 1 0 Auto-negotiate advertise 10/100/1000BASE-T	
1 1 1 Auto-negotiate advertise 1000BASE-T	



Vesta Ethernet PHY

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET OF		
NONE	132 OF 154		

8

7

6

5

4

3

2

1

EXTRA CONSTRAINTS TO SUPPLEMENT THE THE MISSING NET PHYSICAL FROM EARLIER PAGE

NET	PHYSICAL TYPE	VALUE	REF
ENET	ENET MDI P<0>	132 136	
ENET	ENET MDI N<0>	132 136	
ENET	ENET MDI P<1>	132 136	
ENET	ENET MDI N<1>	132 136	
ENET	ENET MDI P<2>	132 136	
ENET	ENET MDI N<2>	132 136	
ENET	ENET MDI P<3>	132 136	
ENET	ENET MDI N<3>	132 136	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0253	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	17_INCH_LCD
514-0254	1	CON,RJ-45 7 DEGRESS	JD600	CRITICAL	20_INCH_LCD

PUT DEVELOPMENT LEDES ON TOP SIDE OF BOARD

D

D

C


C

B


B

A

A



SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING



ETHERNET CONNECTOR
 SYNC_MASTER=FINO-HC SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		136	154

8

7

6

5

4

3

2

1


ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW	ENET_FW_2X	FW_DATA<7..0> 138 139
FW	ENET_FW_3X	FW_CTL_S<1..0> 138 139
FW	ENET_FW_3X	FW_CTL<1..0> 138 139
FW	ENET_FW_2X	FW_DATA_R<7..0> 138
FW	ENET_FW_3X	FW_CTL_R<1..0> 138
FW	ENET_FW_3X	FW_LPS 138 139
FW	ENET_FW_3X	FW_LREQ 138 139
FW	ENET_FW_3X	FW_PINT 138 139
FW	0.38mm SPACING	FW_CLK98M_LCLK 138 139
FW	0.38mm SPACING	FW_CLK98M_PCLK 138 139
FW	0.38mm SPACING	FW_CLK98M_LCLK_R 138

Page Notes

Power aliases required by this page:
 - _PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Preliminary

Shasta FireWire

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6790	REV. 08
	SCALE NONE	SHT 138	OF 154

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
(PROVIDED BY LINK PAGE)		0.38mm SPACING	
	FW	FW	FW_TPA0
	FW	FW	FW_TPA P<0>
	FW	FW	FW_TPB0
	FW	FW	FW_TPB P<0>
	FW	FW	FW_TPA1
	FW	FW	FW_TPA P<1>
	FW	FW	FW_TPB1
	FW	FW	FW_TPB P<1>
	FW	FW	FW_TPA2
	FW	FW	FW_TPA P<2>
	FW	FW	FW_TPB2
	FW	FW	FW_TPB P<2>
		0.38mm SPACING	VESTA_CLK24M_XTALI
		0.38mm SPACING	VESTA_CLK24M_XTALO
		0.38mm SPACING	VESTA_CLK24M_XTALO_R
	FW_CTL		FW_CTL_S<1..0>
	FW_CTL		FW_CTL<1..0>
	FW_CTL		FW_CTL_R<1..0>



Page Notes


Power aliases required by this page:
 - =PPFW_PHY
 - =PP3V3_FW
 - =PP3V3_ENETFW
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - VESTA_DS_ONLY_EN0
 If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
 - VESTA_PWR_CLASS_0
 If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW

NOTE: Target differential impedance for FW data pairs is 110 ohms.



VESTA CONFIG STRAPS:

FW_PWR_CLASS_MSB - FIREWIRE POWER CLASS
 1 - Sets Power Class to 0x4
 0 - Sets Power Class to 0x0
 (Internal Pull-up)

FW_DS_ONLY_P0 - PORT 0 DATA/STROBE
 1 - Port 0 Data/strobe mode only
 0 - Port 0 Billingual mode
 (Internal Pull-down)

Vesta FireWire PHY

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING







I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6790	08
SCALE	SHT	OF
NONE	139	154

NET_TYPE		
SPACING	PHYSICAL	DIFFERENTIAL_PAIR
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FR
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FR
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FR
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FR



FIREWIRE CONNECTORS

SYNC_MASTER=FINO-HC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0248	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	17_INCH_LCD
514-0248	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	17_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE000	CRITICAL	20_INCH_LCD
514-0251	1	CON, 1394A 7 DEGREES	JE001	CRITICAL	20_INCH_LCD

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	OF	154
NONE	140		

SPARE GND VIAS FOR LAYER TRAVERSALS DURING ROUTING

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
	USB2	USB2_S	USB2_0
	USB2	USB2_S	USB2_1
	USB2	USB2_S	USB2_2
	USB2	USB2_S	USB2_3
	USB2	USB2_S	USB2_4
	0.38mm SPACING		NEC_CLK30M_XT1
	0.38mm SPACING		NEC_CLK30M_XT2
	0.38mm SPACING		NEC_CLK30M_XT2_R

USB2_P<0>	142 143
USB2_N<0>	142 143
USB2_P<1>	142 143
USB2_N<1>	142 143
USB2_P<2>	142 143
USB2_N<2>	142 143
USB2_P<3>	142 143
USB2_N<3>	142 143
USB2_P<4>	142 143
USB2_N<4>	142 143

Q63 USB PORT ALLOCATION
 REAR USB (PORT #0)
 FRONT PANEL USB (PORT #1)
 REAR USB (PORT #2)
 REAR USB (PORT #3)

Page Notes

Power aliases required by this page:
 - =PP3V3_PWRON_USB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


Net Spacing Type: USB2

Line To Line: 0.50mm
 Length Tolerance: 1.27mm
 Primary Max Sep: 0.19mm
 Secondary Max Sep: 2.54mm
 Secondary Length: 12.70mm

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA V1.1 BGA-LF (8 OF 8)

NC0	F7	TP_SB<0>	6
NC1	F8	TP_SB<1>	6
NC2	F3	TP_SB<2>	6
NC3	F4	TP_SB<3>	6
NC4	F5	TP_SB<4>	6
NC5	F6	TP_SB<5>	6
NC6	F7	TP_SB<6>	6
NC7	F8	TP_SB<7>	6
NC8	T1	TP_SB<8>	6
NC9	T2	TP_SB<9>	6
NC10	T3	TP_SB<10>	6
NC11	T4	TP_SB<11>	6
NC12	T5	TP_SB<12>	6
NC13	T6	TP_SB<13>	6
NC14	T7	TP_SB<14>	6
NC15	T8	TP_SB<15>	6
NC16	U1	TP_SB<16>	6
NC17	U2	TP_SB<17>	6
NC18	U3	TP_SB<18>	6
NC19	U4	TP_SB<19>	6
NC20	U5	TP_SB<20>	6
NC21	U6	TP_SB<21>	6
NC22	V1	TP_SB<22>	6
NC23	V2	TP_SB<23>	6
NC24	V3	TP_SB<24>	6
NC25	V4	TP_SB<25>	6
NC26	W1	TP_SB<26>	6
NC27	W3	TP_SB<27>	6
NC28	Y1	TP_SB<28>	6
NC29	Y3	TP_SB<29>	6



USB Host Interfaces

SYNC_MASTER=Q63 SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SHEET OF	DRAWING NUMBER	REV.
NONE	142	051-6790	08
			154



APPLE COMPUTER INC.

Page Notes

Power aliases required by this page:

- _PP5V_PWRON_USB
- _PP5V_PWRON_UDASH
- _PP3V3_PWRON_UDASH
- _PP3V3_PWRON_BT

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.


BOM options provided by this page:
(NONE)

NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.


- 142 USB2_PWRN<0> == TP_USB2_PWRN<0> 6 MAKE_BASE=TRUE
- 142 USB2_PWRN<1> == TP_USB2_PWRN<1> 6 MAKE_BASE=TRUE
- 142 USB2_PWRN<2> == TP_USB2_PWRN<2> 6 MAKE_BASE=TRUE
- 142 USB2_PWRN<3> == TP_USB2_PWRN<3> 6 MAKE_BASE=TRUE
- 142 USB2_PWRN<4> == TP_USB2_PWRN<4> 6 MAKE_BASE=TRUE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0247	3	USB RECEPTACLE,4P,UB1123-M23-4F	JE310,JE320,JE330	CRITICAL	17_INCH_LCD
514-0250	3	USB RECEPTACLE,4P,UB1123-M33-4F	JE310,JE320,JE330	CRITICAL	20_INCH_LCD

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED BY	USB2	USB2_PORT1_F	USB2 USB2_PORT1_P_F 143
USB CONTROLLER	USB2	USB2_PORT1_F	USB2 USB2_PORT1_N_F 143
	USB2	USB2_PORT2_F	USB2 USB2_PORT2_P_F 143
	USB2	USB2_PORT2_F	USB2 USB2_PORT2_N_F 143
	USB2	USB2_PORT3_F	USB2 USB2_PORT3_P_F 143
	USB2	USB2_PORT3_F	USB2 USB2_PORT3_N_F 143
	USB2	USB2_HUB_F	USB2 USB2_HUB_P_L<2> 143
	USB2	USB2_HUB_F	USB2 USB2_HUB_N_L<2> 143
	USB2	USB2_BNDI_F	USB2 USB2_P_L<3> 143
	USB2	USB2_BNDI_F	USB2 USB2_N_L<3> 143

External USB Ports



USB Device Interfaces

SYNC_MASTER=FINO-MB SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHEET	OF	
NONE	143	154	



ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	NET_PHYSICAL_TYPE	DIFFERENTIAL_PAIR
MIN	USB2	USB2	USB2_HUB_1
MIN	USB2	USB2	USB2_HUB_2
MIN	USB2	USB2	USB2_HUB_3
MIN	0.38MM SPACING	USB2	XTAL_IN_CARD_READER
MIN	0.38MM SPACING	USB2	XTAL_OUT_CARD_READER
MIN	0.38MM SPACING	USB2	XTAL_OUT_CARD_READER_R
MIN	0.38MM SPACING	USB2	XTAL_IN_USB_HUB
MIN	0.38MM SPACING	USB2	XTAL_OUT_USB_HUB
MIN	0.38MM SPACING	USB2	XTAL_OUT_USB_HUB_R

Flash Media Ctrl

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




Flash Connector

SYNC_MASTER=FINO-PC SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT		
NONE	145	154	



AUDIO CODEC
APPLE P/N 353S0933

AUDIO: CODEC

SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT OF		
NONE	147 OF 154		

LINE IN PSEUDO-DIFFERENTIAL AMP

AV= 0.49




AUDIO: LINE INPUT AMP

SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	148 154


LINE OUT LOW-PASS FILTER

FC = 37 KHZ, HO = -1.4



LINE OUT AMP

APPLE P/N 353S0687



AUDIO: LINE OUT AMP

SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		150	154

8 7 6 5 4 3 2 1


D
C
B
A

D
C
B
A


SPEAKER AMP APPLE P/N 353S0680

NET_SPACING_TYPE=AUDIO
DIFFERENTIAL_PAIR=AUD_SPKRAMP_PWR
MIN_LINE_WIDTH=1MM
MIN_NECK_WIDTH=0.30MM
VOLTAGE=12V

NET_SPACING_TYPE=AUDIO
MIN_LINE_WIDTH=1MM
MIN_NECK_WIDTH=0.30MM
VOLTAGE=12V




GAIN SETTINGS: +19DB
MODULATION SETTING: LOW EMI
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS



AUDIO: SPEAKER AMP
 SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT	OF
		152	154

8 7 6 5 4 3 2 1



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
514-0246	1	LINE IN CONNECTOR, 5.5 DEG	JF300	17_INCH_LCD
514-0260	1	COMBO OUT CONN, 4.5 DEG	JF303	17_INCH_LCD
514-0249	1	LINE IN CONNECTOR, 5.5 DEG	JF300	20_INCH_LCD
514-0261	1	COMBO OUT CONN, 4.5 DEG	JF303	20_INCH_LCD

LINE OUT PLUG DETECTS
 AUDIO_LO_DET_L = LOW: PLUG INSERTED
 AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
 AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
 AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED

AUDIO: CONNECTORS

SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	SHT	153	154
NONE			


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35380655	35380933		U9500	PCM3052

UNUSED GPIO TERMINATIONS


4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP
APPLE P/N 353S0733



AUDIO GROUND RETURNS



MICROPHONE IMPEDANCE MATCHING CIRCUIT



AUDIO: POWER SUPPLIES
 SYNC_MASTER=FINO-SO SYNC_DATE=05/18/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6790	08
SCALE	NONE	SHT OF	154 OF 154