

SEEDY

02/17/05

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
11		365610	ENGINEERING RELEASED	DATE	DATE
				02/17/05	?


CSA	PDF	CIRCUIT	BLOCK	
1	1	TABLE OF CONTENTS	TOP	
2	2	SYSTEM BLOCK DIAGRAM		
3	3	POWER BLOCK DIAGRAM		
4	4	REVISION HISTORY		
5	5	TABLE ITEMS		
6	6	FUNC TEST		
7	7	POWER CONNECTOR / POWER ALIAS		
8	8	SIGNAL ALIAS		
9	9	2.5V VREG		
10	10	1.2V VREG		
11	11	3.3V/5V PWRON SWITCHING		
12	12	VESTA POWER		
13	13	SMU		
14	14	CPU LOGIC ANALYZER CONNECTOR		
16	15	FAN 0, 1 AND SYSTEM TEMP SENSOR		
17	16	FAN 2 AND HARD DRIVE TEMP SENSOR		
18	17	I2C CONNECTIONS		
21	18	INDICATOR LED / AMBIENT LIGHT SENSOR		
22	19	1.5V VREG / U3LITE CORE		
23	20	SHASTA CORE		
24	21	U3LITE MISC		
25	22	SHASTA SERIAL		
26	23	PULSAR POWER		
27	24	PULSAR CLOCKS		
28	25	U3LITE APPLE PI		PROCESSOR
29	26	NEO APPLE PI		
30	27	CPU STRAPS		
31	28	NEO POWER & BYPASS		
32	29	CPU BYPASS		
33	30	CPU VREG		
34	31	CPU VREG		
35	32	CPU VREG OUTPUT CAPS		
36	33	CPU DIODE CONDITIONER		
37	34	U3LITE MEMORY	MEMORY	
38	35	SERIES TERMINATION		
40	36	DIMMS		
44	37	PARALLEL TERMINATION		
45	38	PARALLEL TERMINATION		
46	39	VTT VREG		
48	40	U3LITE AGP	GRAPHICS	
49	41	GPU AGP		
50	42	GRAPHICS VREGS		

CSA	PDF	CIRCUIT	BLOCK
51	43	GPU CORE POWER	GRAPHICS
52	44	GPU FRAME BUFFER	
53	45	FRAME BUFFER TERMINATION	
54	46	GRAPHICS DDR SDRAM A	
55	47	GRAPHICS DDR SDRAM B	
56	48	GPU STRAPS	
58	49	GPU DVI & DACS	
59	50	EXT VGA & TMDS	
60	51	U3LITE HYPERTRANSPORT	
62	52	SHASTA HYPERTRANSPORT	
64	53	HYPERTRANSPORT LA CONNECTORS	
73	54	PCI SERIES TERMINATION	PCI
74	55	SHASTA PCI	
75	56	BOOT ROM	
76	57	AIRPORT EXTREME & BLUETOOTH	
77	58	USB2 PCI	
80	59	SHASTA DISK	DISK
83	60	DISK CONNECTORS	
84	61	SHASTA ETHERNET	ETHERNET
86	62	VESTA ETHERNET PHY	
87	63	ETHERNET CONNECTOR	
88	64	SHASTA FIREWIRE	FIREWIRE
89	65	VESTA FIREWIRE PHY	
90	66	FIREWIRE CONNECTORS	
91	67	USB HOST INTERFACE	
92	68	USB DEVICE INTERFACE	
94	69	MODEM CONNECTOR	MODEM
95*	70	PCM3052A AUDIO CODEC	AUDIO
96*	71	LINE IN AMP	
98*	72	LINE OUT AMP	
100*	73	SPEAKER AMP	
101*	74	AUDIO CONNECTORS	
102*	75	AUDIO POWER SUPPLIES	

* PAGES WHERE MASTER PAGE IS IN A DIFFERENT SCHEMATIC

<p style="font-size: small;">DIMENSIONS ARE IN MILLIMETERS</p> <p>xx : _____</p> <p>x.xx : _____</p> <p>x.xxx : _____</p> <p>ANGLES : _____</p> <p style="font-size: x-small;">DO NOT SCALE DRAWING</p> <div style="text-align: center;"> <p style="font-size: x-small;">THIRD ANGLE PROJECTION</p> </div>	<p>METRIC</p>	<p>Apple Computer Inc.</p>	<p style="text-align: center;">NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>														
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 25%;">DRAWN</td> <td style="width: 25%;">DESIGN CK</td> <td style="width: 25%;">MFG APPD</td> <td style="width: 25%;">TITLE</td> </tr> <tr> <td style="width: 25%;">ENG APPD</td> <td style="width: 25%;">DESIGNER</td> <td style="width: 25%;">SCALE</td> <td style="width: 25%;">DRAWING NUMBER</td> </tr> <tr> <td style="width: 25%;">QA APPD</td> <td style="width: 25%;">NONE</td> <td style="width: 25%;">SIZE</td> <td style="width: 25%;">REV. 11</td> </tr> <tr> <td style="width: 25%;">RELEASE</td> <td style="width: 25%;">SCALE</td> <td style="width: 25%;">D</td> <td style="width: 25%;">SHT 1 OF 102</td> </tr> </table>	DRAWN	DESIGN CK	MFG APPD	TITLE	ENG APPD	DESIGNER	SCALE	DRAWING NUMBER	QA APPD	NONE	SIZE	REV. 11	RELEASE	SCALE	D	SHT 1 OF 102	<p>SCH, MLB, SEEDY</p> <p style="font-size: x-small;">DRAWING NUMBER 051-6772 REV. 11</p>
DRAWN	DESIGN CK	MFG APPD	TITLE														
ENG APPD	DESIGNER	SCALE	DRAWING NUMBER														
QA APPD	NONE	SIZE	REV. 11														
RELEASE	SCALE	D	SHT 1 OF 102														

FREQUENCIES LISTED ARE MAXIMUM DATA TRANSFER RATES SUPPORTED BY U3LITE



SYSTEM BLOCK DIAGRAM

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	OF	
NONE	2	102	



POWER BLOCK DIAGRAM
 SYNC_MASTER=N/A SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	OF	
NONE	3	102	

DATE DESCRIPTION

10/20/04	CLONED DESIGN FROM GILA (Q45 A/B) REV G CHECKIN 00002	11/15/04	ADDED REGULATOR FOR GPU TPVDD ADDED POWER SEQUENCING FOR GRAPHICS REGULATORS ADDED TEST POINTS TO GRAPHICS FOR EXOR TESTING REMOVED EXTERNAL S/PDIF TRANSMITTER CHECKIN 01005	12/16/04	FIXED I2C_TMDS_SDA/SCL ON P 6 (P 46) NOSTUFF RICHTEK VTT VREG (P 59) STUFFED TMDS CHOKES (P 56) USING PWM FROM ATI GPU (P 38) FIXED MIN_NECK_WIDTH ON TD1 AND TD2 (P 92) ADDED NET_PHYSICAL_TYPE = USB2 TO TABLE (P 7) ADDED BATTERY SAFETY BYPASS OPTION (NOSTUFF) CHECKIN 05002 (P 50) ADDED Q5000 TO INPUT OF GPU VCORE VREG (P 6) REMOVED SOME FUNC_TEST PROPERTIES (P 50) GPU_VDCC_CT POWER SEQUENCING CHECKIN 05003
10/21/04	ADDED VESTA ADDED 1.2V REGULATOR FOR VESTA CORE ADDED 2.5V LDO FOR VESTA ADDED FW LATE VG PROTECTION REMOVED BCM5231 ETHERNET PHY REMOVED FW802A FW PHY REMOVED FW PORT POWER CIRCUITRY REMOVED MICRODASH CONNECTOR CHECKIN 00003	11/16/04	REMOVED P50 AIRPORT AND Q23 BLUETOOTH CONNECTORS, HOLES, & STANDOFFS ADDED Q85 AIRPORT & BLUETOOTH CONNECTOR CHECKIN 01006 (PP 16,17) REPLACED FAN CONTROL WITH NEW CIRCUIT (P 76) FINISHED CONNECTING Q85 CONNECTOR (P 7) ADDED PLATED HOLE ZH710 FOR TMDS GROUNDING (P 7) TIED BOTH EI RAILS TO 1.5V (P 5) NEW BOOTROM P/N (P 9) ADDED EXTRA 10UF INPUT CAP (P 12) VESTA_ENET_LOWPWR UPDATE (P 18) <RADAR 3878118> MOVED SMU I2C E BUS (P 22) CHANGED Q2250 TO 376S0143 (P 46) SLEEP SIGNAL TURNS OFF VTT VREG (P 58) REPLACED THERMAL SENSOR WITH LM63 (P 59) TIED UNUSED BUFFER ENABLE PINS HIGH (P 90) FIXED FW PORT NAMING (P 90) CHANGED R9090 TO 665 OHM (P 91) CHANGED USB2 CHIP GROUNDING (P 8) ALIASED VESTA JTAG TO TEST POINT NETS (P 9) <RADAR 3848846> ADDED PAD FOR INF CAP TO GATE OF Q903 CHECKIN 01007 / BOM RELEASE REV 02	12/17/04	(P 6) ADDED/REMOVED MORE FUNC_TEST PROPERTIES CHECKIN 05004 (P 50) GPU POWER SEQUENCING CHECKIN 05005
10/22/04	REMOVED NV18/34 GPU REMOVED AGP VREG (VR5001) REMOVED GPU VTT VREG ADDED 2.5V VREG FOR AZVDD REMOVED EXTERNAL TMDS TRANSMITTER ADDED RV351LE GPU CHECKIN 00004	11/18/04	ADDED PHYSICAL CONSTRAINTS AUDIO STUFFING CHANGES CHECKIN 02001	12/20/04	MINOR TEXT/COMMENT CHANGES EVT RELEASE (REV 6)
10/26/04	GPU CORE POWER UPDATES ADDED VESTA ETHERNET LOWPWR CIRCUIT ADDED DEVELOPMENT LEDS FOR VESTA ENET CHECKIN 00005	11/20/04	(P 36) CONNECTED NEW CPU DIODE REFERENCE (P 77) USB2 IDESEL - NOW FROM USB2 SIDE (P 56) ADDED BOMPTIONS FOR MEMORY STRAPS (PP 56, 58) CONNECTED PWM FROM RV351LEP & PUT IN PROTO WORKAROUND (P 25) <RADAR 3849835> NEW SHASTA XTAL (P 62) <RADAR 3849855> SHASTA HT_PLL FILTER COST REDUCTION (P 91) <RADAR 3849858> USB CAP COST REDUCTION (P 76) ADDED STANDOFFS FOR Q85 CARD (PP 16,17) NEW FAN CIRCUIT CAPS (C1603, C1653, C1703) (P 50) <RADAR 3865344> VDCC_CT SET TO 1.50V (P 50) <RADAR 3877855> TP_VDD SET TO 1.80V (P 12) VESTA_ENET_LOWPWR UPDATE (PP 10, 22, 34, 50) USED COMPARTOR FOR LOW VOLTAGE RAIL LEDS CHECKIN 02002	01/11/05	(P 5) REMOVED BRA FROM ALTERNATE PROCESSOR TABLE, REPLACED BPA WITH BNA (P 5) NEW SMU PART NUMBER
10/28/04	CONNECTED FRAME BUFFER ADDED 1.8V GPU VREG CONNECTED GPU TMDS AND VGA CONNECTED GPU POWER AND POWER FILTERS CHECKIN 00006	11/22/04	(P 49) CONNECTED AGPTST RESISTOR TO VDDP (P 56) ADDED PADS FOR STRAPPING RESISTORS TO GPU_GPIO<14> (P 58) ADDED CONSTRAINT SETS (P 59) STUFFED AROUND Q5900 PANEL PWR SEQUENCING (P 59) LED 3 NOW DRIVEN FROM FPD_PWR_ON (P 3) CONNECTED SHASTA CORE POWER FOR POWER SEQUENCING (P 76) FIXED PCI_CBE_L<1> CONNECTION MORE PHYSICAL & SPACING UPDATES (P 83) <RADAR 3890225> OPTICAL DRIVE CONNECTOR CHANGED TO 516S0235 CHECKIN 02003 (P 56) ADDED OPTION OF USING PWM FROM SHASTA <RADAR 3849718, 3849767, 3849854> MADE ON & VISHAY FETS TRUE ALTERNATES (P5) ADDED U3L W/ NEW LAMINATE AS ALTERNATE (P 16) C1653 - REPLACED WITH LOWER HEIGHT CAP CHECKIN 02004	01/18/05	CHANGED SDF7601 TO PART 860-0567 BOM RELEASE REV 7
11/01/04	ADDED VOLTAGE, LINE WIDTH, AND NECK WIDTH PROPERTIES FOR GRAPHICS (IN MM) TIED PPVCORE_NB DIRECTLY TO P1V5_PWRON (REMOVED R707) REPLACED EMC FERRITES WITH 0 OHM RESISTORS FOR GRAPHICS AND FANS REMOVED VESTA CORE REGULATOR REPURPOSED 1.2V REGULATOR FOR VESTA AND SHASTA CHANGED FW LATE VG CIRCUITRY TO MATCH Q78 & Q86 CHECKIN 00007	11/23/04	(P 76) TABLED IN NEW STANDOFFS FOR Q85 CARD PROTO RELEASE (REV 3)	01/25/05	(P 5) CORRECTED 1.8GHZ CPU APPLE P/N FROM 337S2969 TO 337S2998 ON ALTERNATE PROCESSOR TABLE (P 12) NOSTUFF Q1250 TO DISCONNECT ENETFW_RESET FROM SHASTA GPIO (P 5) CORRECTED SMU PART NUMBER TO 341T1703 (P 16, 17) HAROLD'S FAN CIRCUIT CHANGES CHECKIN 07002
11/03/04	<RADAR 3848831> MOVED SMU RESET BUTTON TO DEVELOPMENT BOM <RADAR 3849762> MOVED SMU DOWNLOAD CONNECTOR TO DEVELOPMENT BOM <RADAR 3849798> REDUCED CAPACITANCE OF C1100 & C1102 MASTER PAGE SYNC: FRAME BUFFER SWAPS FOR CLEANER ROUTING REMOVED VESTA ROM AUDIO COST REDUCTIONS <RADAR 3849747 & 3849751> AUDIO 3052A CODEC ADDED 1.55V VREG FOR GPU VDCC_CT MOVED VTT VREG TO 2.5V PWRON TO REDUCE CURRENT THROUGH Q903 CHANGED FETS IN GPU CORE FOR COST REDUCTION ADDED SPACING & PHYSICAL CONSTRAINTS TO FRAME BUFFER CHECKIN 00008	12/02/04	(P 90) FIXED ALIAS PROBLEM WITH FW_TPB2_PD (P 90) FIXED FW_CPS SHORT (P 35) REMOVED DS3500 & DS3501 (P 83) REMOVED SECOND SATA CONNECTOR CHECKIN 03001 CONVERTED DISCRETES TO LEAD FREE CHECKIN 03002	01/27/05	(P 25) REPLACED R2566 WITH 0 OHM TO ELIMINATE FW_LOWPWR GLITCH ADDED 0 OHM (R2570, NOSTUFF) TO BREAK FW_LOWPWR FROM SHASTA (P 56) STUFF R5610 TO PULL DOWN ATI_PWM SIGNAL TO ELIMINATE GLITCH (P 27,28,29) CONNECTED CPU_APSYNC FROM U3LITE AND DISCONNECTED FROM PULSAR NO STUFF: R2768,R2772,R2805,R2910 STUFF: R2806,R2911 (P 11) CHANGED C1102 TO 16V FOR SUPPLY AND COST ISSUES (P 5) ADDED KQA (337S3093) TO ALTERNATE PROCESSOR TABLE CHECKIN 07003 (P 5) MODIFIED PROCESSOR TABLE TO MATCH IBM'S TABLE, AGAIN. BOM RELEASE REV 8
11/04/04	REMOVED 1.6GHZ PROCESSORS CHANGED VOLTAGE SETTING OF 2.5V VREG TO 2.588V FROM 2.62V 1.2V VREG COST REDUCTIONS - Q1002 TO NTD60N02R; C1002/3 TO 10UF CERM U2850 - REMOVED MAXIM AS AN ALTERNATE MOVED GPU ZENER DIODES TO VREG PAGE SINCE THEY SHOULD BE PLACED NEAR THE VREGS ADDED 8MX32 GRAPHICS MEMORY ADDED GIGABIT ETHERNET CONNECTOR CHECKIN 00009	12/07/04	CHANGED U7700 BACK TO LEADED PART (P 5) REMOVED ORIGINAL U3LITE (NEW LAMINATE ONLY FOR C/D) (P 49) CHANGED GPU TO RV351LEP (338S0231) (P 76) NOW HAVE CORRECT SYMBOL FOR STANDOFFS (P 76) J7650 - NEW TO ALLOW 5MM CONNECTED HEIGHT BOM RELEASE REV 04	02/01/05	(P 75) BOOTROM REFLASHING ISSUE FIX: CHANGED R7502 TO 470 OHM (P 12) ENET_LOWPWR GLITCH FIX:ADDED A CLAMP CIRCUIT FOR ENET_LOWPWR GLITCH (P 10,22) SHASTA & U3LITE VCORE POWER IMPROVEMENT: STUFF C1005 AND C2205 WITH 2200PF CAPS (P 13) CHANGED U1301 TO LEADED PART (353S0653) DUE TO SUPPLY (P 5) ADDED 34S0284 AND 34S0282 AS U3LITE ALTERNATES (OLD LAM) BOM RELEASE REV 9
11/06/04	ADDED GPU STRAPS CONNECTED GPU GPIOs REMOVED ON BOARD POWER SUPPLY TEMP SENSOR ADDED AMBIENT LIGHT SENSOR CONNECTOR CONNECTED GPU TEMP SENSOR REMOVED CPU VREG 4TH PHASE ADDED DEVELOPMENT LEDS TO REGULATORS CHECKIN 00010	12/09/04	CHANGED ALIASES TO SYNONYMS CHANGED LINE AND NECK WIDTHS TO METRTIC CHECKIN 04001	02/03/05	(P 28) CHANGED APSYNC SERIES TERMINATION R2806 TO 10 OHM (P 5) ADDED LEAD FREE PARTS AS ALTERNATE FOR U1301 & VRA201 DUE TO SUPPLY (P 8) REMOVED SMU DOWNLOAD CONNECTOR FROM DEVELOPMENT BOM (P 92) STUFFED USB COMMON MODE CHOKES FOR EMC CHECKIN 09002
11/07/04	ADDED MORE GPU CONSTRAINTS <RADAR 3616348, 3621390> CHANGED FL5900-2 TO 220 OHM <RADAR 3848846> 2.5V RUN FET COST REDUCTION <RADAR 3848859> 1.2V, 1.5V RUN FET COST REDUCTIONS <RADAR 3848887> 5V & 3.3V PWRON FET COST REDUCTIONS <RADAR 3849622> STUFFED AROUND TMDS FILTERS <RADAR 3849656> STUFFED AROUND RGB FILTERS <RADAR 3849806> CHEAPER SMU CRYSTAL <RADAR 3849857> CHEAPER USB2 CRYSTAL BOM RELEASE REV 01	12/13/04	ADDED 2.0 GHZ AND ADDITIONAL 1.8 GHZ ALTERNATE PROCESSORS TO PG. 5 TABLE VESTA XTAL: R5815=249, R8609=332, R8921=332 VESTA ENET: R1262=10K, C1260=10U, R1251=NO STUFF, C1250=2.2U FANS: NO STUFF DZ1601, DZ1651, DZ1701 STUFFED R1604, R1654, R1704 CHECKIN 04002	02/04/05	(P 50) <RADAR 3919121> NOSTUFF U5090 AND RELATED COMPONENTS, STUFFED R5092 FOR 1.5V GPU VDCC_CT
11/08/04	FRAME BUFFER PIN SWAPS <RADAR 3848846> UPDATE OF 2.5V RUN FET COST REDUCTION <RADAR 3849743> ADDED RESISTORS TO STUFF AROUND USB FILTERS CHECKIN 01001	12/14/04	2.5 V REGULATOR - NEW NARROWER OUTPUT CAPS (C908, C909) (P 46) REMOVED SEMTECH REGULATOR, ADDED RICHTEK AS ALTERNATE VTT (P 16) CHANGED FAN1 OUTPUT CAP BACK TO THROUGH-HOLE (P 59) SWAPPED INVERTER CONNECTOR GENDER CHECKIN 04003 (P 46) RICHTEK VTT UPDATES BOM RELEASE REV 5	02/08/05	(P 7) REMOVED ZH701 (P 12) STUFF R1251, CHANGE C1250 TO 10UF, R1262=100K TO LENGTHEN VESTA RESET AND LOWPWR DELAY (P 59) <RADAR 3849662> STUFFED PANEL POWER SEQUENCING FOR BOTH 17 AND 20 INCH CHECKIN 09003 (P 92) <RADAR 3742725> CHANGED USB COMMON MODE CHOKES TO 120-OHM 155S0232 (P 59) NOSTUFF R5950, STUFF R5923 FOR 17 INCH PANEL POWER FROM PP3V3_RUN INSTEAD OF PP3V3_ALL
11/09/04	<RADAR 3848850> REGULATOR COST REDUCTIONS <RADAR 3849767> 2.5V VREG COST REDUCTIONS <RADAR 3849772> REMOVED OUTPUT CAP ON 1.2V_ALL VREG <RADAR 3849820> SHASTA FILTER COST REDUCTION <RADAR 3849854> GPU CORE VREG COST REDUCTION <RADAR 3865344> SET GPU VDCC_CT VREG TO 1.55V CHECKIN 01002	12/15/04	(P 6) ADDED NO_TRESET PROPERTIES (P 12) VESTA ENET LOW POWER FIX CHECKIN 05001	02/09/05	CHECKIN 09004
11/10/04	CHANGED SOURCE OF Q1003 TO PP1V2_ALL RGB TERMINATION NOW CONNECTED TO DIGITAL GROUND WHITE LED - CHANGED INDUCTORS TO 0 OHM RESISTORS UPDATED POWER BLOCK DIAGRAM CHECKIN 01003 <RADAR 3848850> 2.5V VREG COST REDUCTION CHECKIN 01004			02/10/05	(P 59) <RADAR 3919083> CHANGED R5971 AND R5972 TO 33 OHMS (P 56) <RADAR 3960901, 4000359> GPU GPIO GLITCH STUFFED: U5600, U5601, NOSTUFF: R5609, R5621 DVT RELEASE (REV 10) (P 56) <RADAR 3960901, 4000359> GPU GPIO GLITCH STUFFED: C5600, C5601

11

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

DRAWING NUMBER: 051-67721
SCALE: NONE SHEET: 4 OF 102

PROCESSORS

QUALIFIED

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
337S3055	1	PROCESSOR	BGA-576-1MM	IC, GPUL, DD3.1, 2.0G, 85C, KPA	2.0GHZ	1.20V	42W	?	U2900	CPU_2_0GHZ
337S3060	1	PROCESSOR	BGA-576-1MM	IC, GPUL, DD3.1, 1.8G, 85C, JPA	1.8GHZ	1.20V	42W	?	U2900	CPU_1_8GHZ

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	VOLTAGE
337S3061	337S3060	CPU_1_8GHZ	U2900	IC, DD3.1, 1.8G, JRA	1.25V
337S2969	337S3060	CPU_1_8GHZ	U2900	IC, DD3.0, 1.8G, BPA	1.20V
337S2970	337S3060	CPU_1_8GHZ	U2900	IC, DD3.0, 1.8G, BRA	1.25V
337S3093	337S3055	CPU_2_0GHZ	U2900	IC, DD3.1, 2.0G, KQA	1.15V
337S3056	337S3055	CPU_2_0GHZ	U2900	IC, DD3.1, 2.0G, KRA	1.25V
337S3058	337S3055	CPU_2_0GHZ	U2900	IC, DD3.0, 2.0G, CPA	1.20V
337S3059	337S3055	CPU_2_0GHZ	U2900	IC, DD3.0, 2.0G, CRA	1.25V

ASICS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0320	1	IC, U3LITE, NEW LAM, 300MM, PBGA	U3	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
343S0321	343S0320		U3	U3L, NEW LAM, 200MM
343S0284	343S0320		U3	U3L, OLD LAM, 300MM
343S0282	343S0320		U3	U3L, OLD LAM, 200MM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0283	1	IC, ASIC, SHASTA, V1.1, PBGA	U2300	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
343S0324	1	IC, ASIC, VESTA, V1.3	U8600	

MISC PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
062-2082	1	SPEC, VENDOR PACKAGING PROCEDURE	VPP1	
820-1747	1	PCB, FAB, MLB	MLB1	
825-6447	1	BARCODE LABEL, MLB, Q45	LBL1	
051-6772	1	PCB, SCHEM, MLB	SCH1	
341T1667	1	IC, FLASH, 1MX8, 3.3V, 90NS	U7500	
341T1703	1	IC, SMU, Q45C/D	U1300	
CRITICAL 603-6015	1	HEAT SINK ASSEMBLY 17 IN	MECH17	17_INCH_LCD
CRITICAL 603-6016	1	HEAT SINK ASSEMBLY 20 IN	MECH20	20_INCH_LCD

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
378S0119	378S0114	LED700, LED702, LED5900		KINGBRIGHT LED
376S0204	376S0130	Q3310, Q3320, Q3410		MOSFET, N-CH, VISHAY
376S0207	376S0146	Q3311, Q3321, Q3411		MOSFET, N-CH, VISHAY
353S0733	353S0960	VRA201		MAX8510, L-F PART
353S0653	353S0958	U1301		DS1338, L-F PART
353S0959	353S0687	U9800		MAX9722 LEAD

Preliminary

TABLE ITEMS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	OF	
NONE	5	102	

Table with columns labeled A through 8 (A, B, C, D, 1, 2, 3, 4, 5, 6, 7, 8) and rows containing test point descriptions and values.




GENZ SHOULD USE J1400 FOR THE FOLLOWING NETS:

- List of net names and test point IDs, such as NO_TEST=TRUE EI CPU TO NB AD<0..43>, NO_TEST=TRUE EI CPU TO NB CLK N, etc.

FUNC TEST
SYNC_MASTER=N/A
SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, APPLE COMPUTER INC., SIZE DRAWING NUMBER D 051-6772 REV. 11, SCALE NONE, SHEET 6 OF 102



POWER CONN / ALIAS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6772	REV. 11
	SCALE NONE	SHEET 7	OF 102

PCI CLOCKS









Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, NET_SPACING_TYPE, DIFFERENTIAL_PAIR. Rows include SMU_RESET and SMU_RESET.




SMU ANALOG VREF


POWER_FAIL_L CONNECTION




DOWNLOAD CONNECTOR




PLL LOCK LED




CHKSTOP LED




CPU HEATSINK SMT NUTS




DIAG LED




CPU VID<0:5>




BACKUP SMU RESET CIRCUIT




PULSAR ERROR_L LED



VESTA JTAG



SHASTA JTAG PULL DOWN



SIGNAL ALIAS


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF, APPLE COMPUTER INC.

2.5V VOLTAGE REGULATOR



NOTE:
 SET OUTPUT=2.588V FOR FRAMEBUFFER.
 IRU3037CS VREF=1.25VDC
 $V_{OUT} = V_{REF} * (R_{903} + R_{905}) / R_{905} = 2.588VDC$
 PEAK CURRENT OF TOTAL RAILS
 12.68A WITH DIMM TERMINATION
 9.24A WITHOUT DIMM TERMINATION

2.5V VREG


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	9 OF	102
NONE			

PP1V2_ALL VOLTAGE REGULATOR



PP1V2_PWRON FET SWITCH PEAK CURRENT ??A

PP1V2_RUN FET SWITCH PEAK CURRENT ??A



1.2V VREG

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	10 ^{OF}	102
NONE			



5V & 3.3V VREGS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT		OF
NONE	11		102

Page Notes


Power aliases required by this page:

Signal aliases required by this page:
(NONE)



BOM options provided by this page:
- VESTALV2_BURST / VESTALV2_PULSE
Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

Ethernet LowPwr

ETHERNET PORTION IN LOW POWER MODE
WHEN NOT IN RUN MODE.



2.5V LDO



To keep Vesta from being held in reset when system is off
NOTE: Reset GPIO is active HIGH

Vesta Core / Misc

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	OF	12102
NONE			

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SMU_CLK10M_XTAL	P25MM	
SMU_CLK10M_XTAL	P25MM	
SMU_CLK10M_XTAL	P25MM	
RTC_CLK32K_XTAL	P25MM	
RTC_CLK32K_XTAL	P25MM	

Page Notes

Power aliases required by this page:
 - _PP3V3_ALL_SMU
 - _PP3V3_ALL_RTC
 - _PP3V3_PWRON_SMU
 - _PPVREF_SMU (SMU AVCC or 2.5V reference)

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


NOTE: CPU current/voltage monitoring (CPU_SENSE_I/CPU_SENSE_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND_SMU_AVSS. SMU_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND_SMU_AVSS). None of those capacitors are provided on this page.


NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.


System Management Unit



Real Time Clock



SMU Pull-ups / pull-down



Alternate Functions

Portable			Consumer			Tower & Server		
Port			Port			Port		
13	FAN RPM3	0.4	ALSO OUT	13	FAN TACH3	2.5	SYS LED RED	21
13	FAN RPM4	0.5	ALS1 OUT	13	FAN TACH4	2.6	SYS LED GREEN	21
13	FAN RPM5	0.6	ALS GAIN BOOST	13	FAN TACH5	2.7	SYS LED BLUE	21
13	SYS_POWERFAIL_L	1.5	SMU ACIN	13	SMU_CHARGE_BATT	3.6	DIAG LED	8
13	SYS_DRIVE_BAY_INT_L	1.6	SMU_BATT_DET_L					
13	SYS_DOOR_AJAR_L	1.7	SYS_LID_OPEN					
13	FAN_PWM8	7.6	SYS_KBDLED					

System Management Unit

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6772	11
		SHEET	13 OF 102



PRELIMINARY

CPU LOGIC ANALYZER

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	14 OF 102	
NONE			



FAN 0, 1 & SYSTEM TEMP

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT	16 OF 102



FAN 2 & HD TEMP

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE		SHT	17 OF 102
NONE			


Pre-Announcement




TOTAL CURRENT EXCLUDING LEDS CURRENT < 170 MICRO AMPS

AMBIENT LIGHT SENSOR


PLACE THESE PARTS CLOSE TO SMU IC





100% DUTY CYCLE OF 3V-PP PWM = 0.5V




PLACE THESE PARTS CLOSE TO SMU IC




PLACE THESE PARTS CLOSE TO SMU IC



PLACE THESE PARTS CLOSE TO SMU IC



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11483921	1	RES, 39.2 OHM, 1%, 402	R2103	20_INCH_LCD
11481821	3	RES, 18.2 OHM, 1%, 402	R2100, R2113, R2126	NOSTUFF



J2100 CAN BE USED AS A SECOND TEMP SENSOR

INDICATOR LED

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHEET		OF
NONE	21		102

22.7 =PPVCORE_NB





NOTE:
 SET OUTPUT=1.5VDC FOR U3LITE CORE
 IRU3037CS VREF=1.25VDC
 VOUT=VREF*(R2203+R2205)/R2205=1.53VDC
 7.73A OF PEAK CURRENT DRAW ON PCORE_NB



1.5V RUN FET

IS_D2250_NEEDED?



U3LITE CORE POWER
 SYNC_MASTER=N/A SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT	22 OF 102

Page Notes

Power aliases required by this page:

- _PPPCI164_PWRON_SB (to 5V or 3.3V)
- _PPPCI32_PWRON_SB (to 5V or 3.3V)
- _PP3V3_PWRON_SB
- _PP2V5_PWRON_SB
- _PPVCORE_PWRON_SB (1.2V)


NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. Connect _PPPCI32_PWRON_SB to appropriate PCI bus voltage and _PPPCI164_PWRON_SB to same if 64-bit PCI, otherwise 3.3V.

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Power Sequencing:

Must power Shasta VCore rail before any other Shasta supplies.



Shasta Core Power

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT	23 OF 102

D

D




C

C

B

B



A

A

U3LITE MISC
 SYNC_MASTER=N/A SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	24 OF 102	
NONE			

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
I2S0_TO_SB		I2S0_DEV_TO_SB DTI
I2S0_TO_DEV		I2S0_SB_TO_DEV DTO
I2S0_TO_DEV	AUDIO	I2S0_MCLK
I2S0_TO_DEV		I2S0_BITCLK
I2S0_BIDIR		I2S0_SYNC
I2S1_TO_SB		I2S1_DEV_TO_SB DTI
I2S1_TO_DEV		I2S1_SB_TO_DEV DTO
I2S1_TO_DEV	P25MM	I2S1_MCLK
I2S1_TO_DEV		I2S1_BITCLK
I2S1_BIDIR		I2S1_SYNC
I2S2_TO_SB		I2S2_DEV_TO_SB DTI
I2S2_TO_DEV		I2S2_SB_TO_DEV DTO
I2S2_TO_DEV	P25MM	I2S2_MCLK
I2S2_TO_DEV		I2S2_BITCLK
I2S2_BIDIR		I2S2_SYNC
SB_CLK18M_XTAL	CLOCKS	SB_CLK18M_XTALI
	CLOCKS	SB_CLK18M_XTALO
	CLOCKS	SB_CLK18M_XTALO_R
SB_CLK25M_ATA	CLOCKS	SB_CLK25M_ATA



Page Notes

Power aliases required by this page:
 - PP3V3_PCI
 - PP3V3_PWRON_SB
 - PP2V5_PWRON_SB
 - PP1V2_PWRON_SB




Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - PCI_64BIT
 Configures Shasta for 64-bit PCI
 NOTE: XGC required for Shasta GPIOs
 - MPIC_NB/MPIC_SB
 Selects whether NorthBridge or SouthBridge MPIC will be used for interrupt controller.


NorthBridge / SouthBridge MPIC Routing



I2S1: Soft Modem
 I2S0: Audio DAC
 I2S2: S/P-DIF



U2300 SHASTA




AUDIO GPIOs
 NOTE: It is the responsibility of the audio circuit to provide the necessary pull-ups & pull-downs.

Shasta Serial / Misc

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	25 OF 102	
NONE			



PINS G12, M12, H3, K1, L5, M9, A11, A9
A8, C5, B4, K10, H12 J11, M11, A1
CAN BE TURNED OFF IN SLEEP

402 CAPS NOT NEEDED
IF 603 CAN BE PLACED CLOSE TO PULSAR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
359S0076	1	PULSAR, FBGA	U2600	

PULSAR POWER


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT	26 OF 102



PULSAR CLOCKS

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
EI CPU TO NB CLK P	EI_CPU_TO_NB_CLK	EI_CLK	EI_CPU_TO_NB_CLK
EI CPU TO NB CLK N	EI_CPU_TO_NB_CLK	EI_CLK	EI_CPU_TO_NB_CLK
EI NB TO CPU CLK P	EI_NB_TO_CPU_CLK	EI_CLK	EI_NB_TO_CPU_CLK
EI NB TO CPU CLK N	EI_NB_TO_CPU_CLK	EI_CLK	EI_NB_TO_CPU_CLK
EI CPU TO NB AD<0..43>	EI_CPU_TO_NB_CAD	EI_CAD	EI_CPU_TO_NB_AD
EI NB TO CPU AD<0..43>	EI_NB_TO_CPU_CAD	EI_CAD	EI_NB_TO_CPU_AD
EI CPU TO NB SR P<0>	EI_CPU_TO_NB_CAD	EI_SR	EI_CPU_TO_NB_SR0
EI CPU TO NB SR N<0>	EI_CPU_TO_NB_CAD	EI_SR	EI_CPU_TO_NB_SR0
EI CPU TO NB SR P<1>	EI_CPU_TO_NB_CAD	EI_SR	EI_CPU_TO_NB_SR1
EI CPU TO NB SR N<1>	EI_CPU_TO_NB_CAD	EI_SR	EI_CPU_TO_NB_SR1
EI NB TO CPU SR P<0>	EI_NB_TO_CPU_CAD	EI_SR	EI_NB_TO_CPU_SR0
EI NB TO CPU SR N<0>	EI_NB_TO_CPU_CAD	EI_SR	EI_NB_TO_CPU_SR0
EI NB TO CPU SR P<1>	EI_NB_TO_CPU_CAD	EI_SR	EI_NB_TO_CPU_SR1
EI NB TO CPU SR N<1>	EI_NB_TO_CPU_CAD	EI_SR	EI_NB_TO_CPU_SR1

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0920	353S0867		U2850	PERICOM ANALOG SWITCH

U3LITE APPLE PI

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	SHT	
	NONE	28	102

PLACE QREQ CIRCUITS BETWEEN CPU AND U3LITE



NEO APPLE PI

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT	OF
		29	102

PROCESSOR LOGIC I/O



SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK * PLLMULT.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3034	EI_3T01	SYSCLK * 12
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3018	EI_2T01	SYSCLK * 8

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3026,R3028	EI_2T01	PROC / 2
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3026,R3012	EI_3T01	PROC / 3
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3010,R3028	NOSTUFF	PROC / 4
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3024,R3010,R3012	NOSTUFF	PROC / 6
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3026,R3028	NOSTUFF	PROC / 8
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3026,R3012	NOSTUFF	PROC / 12
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3010,R3028	NOSTUFF	PROC / 16
114S1103	3	RES,1K OHM,1/16W,5%,0402	R3008,R3010,R3012	NOSTUFF	

SELECT ELASTIC MODE OR BYPASS.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3036		BYPASS MODE
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3020	NOSTUFF	


SELECT PLL FREQUENCY RANGE.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
114S1103	2	RES,1K OHM,1/16W,5%,0402	R3030,R3032	CPU_PLL_LOW	
114S1103	2	RES,1K OHM,1/16W,5%,0402	R3030,R3016	CPU_PLL_HIGH	
114S1103	2	RES,1K OHM,1/16W,5%,0402	R3014,R3032	CPU_PLL_MEDIUM	
114S1103	2	RES,1K OHM,1/16W,5%,0402	R3014,R3016	NOSTUFF	RESERVED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3022		AVPRESET OFF
114S1103	1	RES,1K OHM,1/16W,5%,0402	R3038	NOSTUFF	AVPRESET ON

* STUFF THESE ON Q45.

SYSTEM CONFIGURATION




CPU STRAPS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHEET OF		
NONE	30 OF		102

>= 1.8 GHZ *
 <= 1.6 GHZ *



CPU POWER AND BYPASS


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6772	REV. 11
	SCALE NONE	SHEET 31	OF 102

PLACE ALL THESE PARTS VERY CLOSE TO U2900



PROC DECOUPLING


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6772	REV. 11
	SCALE NONE	SHT 32 OF	102




CPU VREG		
SYNC_MASTER=N/A	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	33 OF	102
NONE			

SCALE 2.73224 A/V
COUNT .00675 A/COUNT
ADC IS 10BIT 0 TO 1023
0 TO 2.5V


CURRENT SENSE




PLACE REGULATOR SENSE POINTS AT DESIGNATED LOCATIONS.
R3335



VOLTAGE SENSE
PLACE NEXT TO SMU



SCALE 6 V/V
COUNT .01464 V/COUNT
ADC IS 10BIT 0 TO 1023
0 TO 2.5V



CPU VREG

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6772	REV. 11
	SCALE NONE	SHT 34 OF 102	



CPU VREG OUTPUT CAPS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT		OF
NONE	35		102



THESE SIGNALS HAVE A MIN_LINE_WIDTH=0.25MM AND MIN_NECK_WIDTH=0.2MM

NEED TO CONNECT TO P65 OF 80PIN SMU OR PIN 49 OF 64PIN SMU

POWER MONITOR

NEEDED FOR FMAX

PLACE AT BOARD EDGE

PLACE CLOSE TO U2900



CPU DIODE CONDITIONER

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	OF	
NONE	36	102	



U3LITE MEMORY


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-6772	11
SCALE		SHT	OF
NONE		37	102



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
516-0086	2	CONN,DDR DIMM 30 DEG	J4000,J4001	17_INCH_LCD
516-0087	2	CONN,DDR DIMM REVERSE 30 DEG	J4000,J4001	20_INCH_LCD

DIMMS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	40 OF	102
NONE			



PARALLEL TERM

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6772	REV. 11
	SCALE NONE	SHEET 44 OF 102	



PARALLEL TERM

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6772	REV. 11
	SCALE NONE	SHEET 45 OF 102	

ONLY STUFF ONE VTT VREG



PLACE 10UF CAPS NEAR DIMMS

NOTE: U4700 PIN 4 IS LOW ACTIVE.

MEM TERM VREGS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	46 OF	102
NONE			



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
48 48	_AGP_CBE<1..0>	AGP_AD_0	AGP_DATA	AGP_DATA	4848
48 48	_AGP_CBE<3..2>	AGP_AD_1	AGP_DATA	AGP_DATA	4849
48 48	_AGP_SB_STBF	AGP_SB_STBS	AGP_STROBE	AGP_STROBE	4850
48 48	_AGP_SB_STBS	AGP_SB_STBS	AGP_STROBE	AGP_STROBE	4851
48 48	_AGP_AD_STBF<0>	AGP_AD_STB_0	AGP_STROBE	AGP_STROBE	4852
48 48	_AGP_AD_STBF<1>	AGP_AD_STB_1	AGP_STROBE	AGP_STROBE	4853
48 48	_AGP_AD_STBS<0>	AGP_AD_STB_0	AGP_STROBE	AGP_STROBE	4854
48 48	_AGP_AD_STBS<1>	AGP_AD_STB_1	AGP_STROBE	AGP_STROBE	4855
48 48	_AGP_DBI_LO	AGP_AD_1	AGP_DATA	AGP_DATA	4856
48 48	_AGP_DBI_HI	AGP_AD_1	AGP_DATA	AGP_DATA	4857
48 48	_AGP_AD<15..0>	AGP_AD_0	AGP_DATA	AGP_DATA	4858
48 48	_AGP_AD<31..16>	AGP_AD_1	AGP_DATA	AGP_DATA	4859
48 48	_AGP_SBA_L<7..0>	AGP_SBA	AGP_DATA	AGP_DATA	4860

DBI_HI IS NOT A STROBE BUT SHARES THE SAME TOPOLOGY AS A STROBE

LEVEL SHIFTER FOR U3LITE
AGP BUSY AND STOP ARE NOT USED IN ALL DESIGNS


DBIHI AND DBILO GROUPS WITH STROBEL FOR CONSTRAINTS

U3LITE AGP
 SYNC_MASTER=N/A SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	48 OF 102	
NONE			

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
338S0231	1	IC,RV351LE, GRAPHICS CTLR	U4900	


U3LITE AGP I/O REFERENCE
(PLACE CLOSE TO GPU AGP BALL)





GPU AGP I/O REFERENCE
(PLACE CLOSE TO GPU AGP BALLS)



DO WE NEED THE SERIES R?



U3LITE SIGNALS




GPU AGP	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT	OF
		49	102



GPU VCORE VREG

NOTE:
 SET OUTPUT = 1.20V +/- 5% FOR RV351LE
 IRU3037ACS VREF = 0.8 VDC
 $V_{OUT} = V_{REF} * (R5003 + R5005) / R5005 = 1.199 \text{ VDC}$
 PEAK CURRENT OF TOTAL RAILS
 5A WITH RV351LE




GPU 1.8V VREG

GPU 2.5V A2VDD




GPU 1.50V VDDC_CT

THIS RAIL SHOULD BE THE LAST UP AND THE FIRST DOWN



GPU 1.80V TPVDD



GRAPHICS VREGS


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

POWER SEQUENCING FOR RV351: =PP3V3_AGP > PP2V5_GPU > PPVCORE_GPU > VDDC_CT
 PP2V5_GPU_A2VDD > PP1V8_GPU
 HOWEVER IDEALLY ALL POWER RAILS SHOULD RAMP TOGETHER
 POWER DOWN SEQUENCE SHOULD BE IN REVERSE ORDER

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT OF	50 102



GPU CORE POWER


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6772	REV. 11
	SCALE NONE	SHEET 51	OF 102



MEMMODE	01
1.8V	01
2.5V	10
2.8V	11

GPU FRAME BUFFER

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT	OF
		52	102

8

7

6

5

4

3




2

1



FRAME BUFFER A TERMINATION

PLACE R'S CLOSE TO MEMORY

PLACE CLOCK TERMINATION AFTER MEMORY
GPU -> MEMORY -> TERMINATION



FRAME BUFFER B TERMINATION



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
53 52	FBD<127...0>	GPU_FB	GPU_FB	400
54 53 52	FBACLK0 L	GPU_FBCLK	GPU_FBCLK	400
54 53 52	FBACLK1 L	GPU_FBCLK	GPU_FBCLK	400
54 53 52	FBACLK1 L	GPU_FBCLK	GPU_FBCLK	400
54 53 52	FBACLK1 L	GPU_FBCLK	GPU_FBCLK	400
54 53 52	FBACLK1 L	GPU_FBCLK	GPU_FBCLK	400
54 53 52	FBACLK1 L	GPU_FBCLK	GPU_FBCLK	400
54 53 52	FBACLK1 L	GPU_FBCLK	GPU_FBCLK	400
54 53 52	FBACLK1 L	GPU_FBCLK	GPU_FBCLK	400
54 53 52	FBACLK1 L	GPU_FBCLK	GPU_FBCLK	400
54 53 52	FBACLK1 L	GPU_FBCLK	GPU_FBCLK	400
54 53 52	FBACLK1 L	GPU_FBCLK	GPU_FBCLK	400

FB TERMINATION

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE NONE SHEET 53 OF 102

SIZE D DRAWING NUMBER 051-6772 REV. 11




SGRAM0 & SGRAM1 MEMORY SUPPORT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33380251	2	SDRAM, 4MX32, DDR, 300MHZ	U5400, U5401	CRITICAL	SAMSUNG64
33380252	2	SDRAM, 4MX32, DDR, 300MHZ	U5400, U5401	CRITICAL	HYNIX64
33380299	2	SDRAM, 8MX32, DDR, 300MHZ	U5400, U5401	CRITICAL	HYNIX128

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33380290	33380251	SAMSUNG64	U5400, U5401, U5500, U5501	HYN4M G-DIE
33380292	33380252	HYNIX64	U5400, U5401, U5500, U5501	SAM4M B-DIE

DDR SDRAM A VREF

EVENLY PLACE 0.1UF CAP & 0.01UF CAPS



GPU DDR SDRAM A

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SCALE: NONE

DRAWING NUMBER: **D 051-6772**

REV: **11**

SHEET: **54** OF **102**



SGRAM0 & SGRAM1 MEMORY SUPPORT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33380251	2	SDRAM, 4MX32, DDR, 300MHZ	U5500, U5501	CRITICAL	SAMSUNG64
33380252	2	SDRAM, 4MX32, DDR, 300MHZ	U5500, U5501	CRITICAL	HYNIX64
33380299	2	SDRAM, 8MX32, DDR, 300MHZ	U5500, U5501	CRITICAL	HYNIX128

GPU DDR SDRAM B

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE








DRAWING NUMBER: **D 051-6772**

SHEET: 55 OF 102

REV: 11

DDR SDRAM B VREF

EVENLY PLACE 0.1UF CAP & 0.01 UF CAPS



APPLE GPIO	ATI STRAP	PIN	DESCRIPTION	DEFAULT
	AGPFBSKEW(1:0)	GPIO(1:0)	AGP 1X CLOCK FEEDBACK PHASE ADJUSTMENT WRT REFCLK (CPUCLK) 00 - REFCLK SLIGHTLY EARLIER THEN FEEDBACK 01 - REFCLK 1 TAP EARLIER THEN FEEDBACK 10 - REFCLK 1 TAP LATER THEN FEEDBACK 11 - REFCLK 2 TAPS EARLIER THEN FEEDBACK CLOCK (ATI RECOMMENDED)	00 INTERNAL PULL-DOWN
	X1CLK_SKWE(1:0)	GPIO(3:2)	CLOCK PHASE ADJUSTMENT BETWEEN X1 CLK AND X2CLK 00 - 0 TAP DELAY	00 INTERNAL PULL-DOWN
	ROMIDCFG(3:0)	GPIO(9,13:11)	IF NO ROM ATTACHED, CONTROLS CHIP IDS. IF ROM- IDENTIFIES TYPE 0X0X - NO ROM, CHG_ID=0	
	ID_DISABLE	GPIO(8)	STRAP 0 - NORMAL OPERATION 1 - SHUTS THE CHIP DOWN BY NOT RESPONDING TO ANY CONFIG CYCLES	0 INTERNAL PULL-DOWN
	BUSCFG(2:0)	GPIO(6:4)	AGP8X_DET# BUSCFG[2:0] AGPMODE SIGNALING IDSEL 0 000 AGP8X 0.8V AD16	000 INTERNAL PULL-DOWN
	MULTIFUNC(1:0)	LCDDATA(17:16)	MULTI-FUNCTION DEVICE SELECT 00 - SINGLE FUNCTION DEVICE. 01 - TWO FUNCTION DEVICE. NO AGP IN EITHER FUNCTION 10 - TWO FUNCTION DEVICE. AGP ONLY IN FUNCTION 0 11 - TWO FUNCTION DEVICE. AGP IN BOTH FUNCTIONS IF BUSCFG PIN BASED STRAPS ARE SET TO PCI, THEN AGP WILL NOT BE ENABLED IN ANY FUNCTION.	00
	MEMSTRAP(1:0)	GPU_GPIO<15,10>	00 - SAMSUNG 4MX32 01 - UNDEFINED 10 - HYNIX 4MX32 11 - HYNIX 8MX32	
INV_CUR_HI		GPIO<7>	OUTPUT: GPU READS PANEL ID AND SETS THIS BIT ACCORDINGLY FOR REFERENCE ONLY, ACTIONS COME FROM BOOTROM SYSTEM PANEL ID INV_CUR_HI Q45 A 0X9C27 1 0X9C38 0 Q45 B 0X9C3A 1 0X9C39 0 Q45 C TBD 1 TBD 0 Q45 D 0X9C3A 1 Q45 A/B SUPPORT IS FOR DEVELOPMENT	
FPD_PWR_ON		GPIO<16>	OUTPUT: PANEL POWER SEQUENCING	
TMDS_EN		GPIO<14>	INPUT: PANEL POWER SEQUENCING	

GPU STRAPS


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING








I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	56 OF 102	11



DIFFERENTIAL IMPEDANCE SHOULD BE 100 OHM

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
TMDS_CK	TMDS	GPU_TMDS	TMDS_CK
TMDS_CKM	TMDS	GPU_TMDS	TMDS_CK
TMDS_D0P	TMDS	GPU_TMDS	TMDS_D0
TMDS_D0M	TMDS	GPU_TMDS	TMDS_D0
TMDS_D1P	TMDS	GPU_TMDS	TMDS_D1
TMDS_D1M	TMDS	GPU_TMDS	TMDS_D1
TMDS_D2P	TMDS	GPU_TMDS	TMDS_D2
TMDS_D2M	TMDS	GPU_TMDS	TMDS_D2
ANALOG_GRN	GPU_VGA_37P5	GPU_VGA_37P5	
ANALOG_RED	GPU_VGA_37P5	GPU_VGA_37P5	
ANALOG_BLU	GPU_VGA_37P5	GPU_VGA_37P5	



PLACE R5821-3 & FL5900-2 NEAR MINI-VGA CONNECTOR
ROUTE GND IN BETWEEN RGB SIGNALS WITH A VIA EVERY INCH

GPU DVI & DACS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHEET	OF	
NONE	58	102	





TABLE FOR PANEL POWER SEQUENCING (LOWER LEFT)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0090	1	RES,10K OHM,1/16W,5%,0402	R5913	17_INCH_LCD
116S0114	1	RES,100K OHM,1/16W,5%,0402	R5913	20_INCH_LCD
376S0082	1	XSTR,MOSFET,P-CH,0.0070HM	Q5900	17_INCH_LCD
376S0225	1	XSTR,MOSFET,P-CH,0.020HM	Q5900	20_INCH_LCD

NET	PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
TCKP	GPU_TMDs	GPU_TMDs	TCK
TCKM	GPU_TMDs	GPU_TMDs	TCK
TDOP	GPU_TMDs	GPU_TMDs	TD0
TDQM	GPU_TMDs	GPU_TMDs	TD0
TDLP	GPU_TMDs	GPU_TMDs	TD1
TDIM	GPU_TMDs	GPU_TMDs	TD1
TD2P	GPU_TMDs	GPU_TMDs	TD2
TD2M	GPU_TMDs	GPU_TMDs	TD2
FILT_ANALOG_GRN	GPU_VGA_75	GPU_VGA	
FILT_ANALOG_RED	GPU_VGA_75	GPU_VGA	
FILT_ANALOG_BLU	GPU_VGA_75	GPU_VGA	



EXT VGA / TMDs AND INVERTER

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHEET	OF	
NONE	59	102	



	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
64 62 60	HT_NB_TO_SB_CLK_P	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CLK
64 62 60	HT_NB_TO_SB_CLK_N	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CLK
64 62 60	HT_NB_TO_SB_CTL_P	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CTL
64 62 60	HT_NB_TO_SB_CTL_N	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CTL
64 62 60	HT_NB_TO_SB_CAD_P<0>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD0
64 62 60	HT_NB_TO_SB_CAD_P<1>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD1
64 62 60	HT_NB_TO_SB_CAD_P<2>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD2
64 62 60	HT_NB_TO_SB_CAD_P<3>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD3
64 62 60	HT_NB_TO_SB_CAD_P<4>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD4
64 62 60	HT_NB_TO_SB_CAD_P<5>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD5
64 62 60	HT_NB_TO_SB_CAD_P<6>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD6
64 62 60	HT_NB_TO_SB_CAD_P<7>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD7
64 62 60	HT_NB_TO_SB_CAD_N<0>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD0
64 62 60	HT_NB_TO_SB_CAD_N<1>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD1
64 62 60	HT_NB_TO_SB_CAD_N<2>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD2
64 62 60	HT_NB_TO_SB_CAD_N<3>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD3
64 62 60	HT_NB_TO_SB_CAD_N<4>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD4
64 62 60	HT_NB_TO_SB_CAD_N<5>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD5
64 62 60	HT_NB_TO_SB_CAD_N<6>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD6
64 62 60	HT_NB_TO_SB_CAD_N<7>	HT_NB_TO_SB	HT_CAD	HT_NB_TO_SB	HT_NB_TO_SB_CAD7
64 62 60	HT_SB_TO_NB_CLK_P	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CLK
64 62 60	HT_SB_TO_NB_CLK_N	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CLK
64 62 60	HT_SB_TO_NB_CTL_P	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CTL
64 62 60	HT_SB_TO_NB_CTL_N	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CTL
64 62 60	HT_SB_TO_NB_CAD_P<0>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD0
64 62 60	HT_SB_TO_NB_CAD_P<1>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD1
64 62 60	HT_SB_TO_NB_CAD_P<2>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD2
64 62 60	HT_SB_TO_NB_CAD_P<3>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD3
64 62 60	HT_SB_TO_NB_CAD_P<4>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD4
64 62 60	HT_SB_TO_NB_CAD_P<5>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD5
64 62 60	HT_SB_TO_NB_CAD_P<6>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD6
64 62 60	HT_SB_TO_NB_CAD_P<7>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD7
64 62 60	HT_SB_TO_NB_CAD_N<0>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD0
64 62 60	HT_SB_TO_NB_CAD_N<1>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD1
64 62 60	HT_SB_TO_NB_CAD_N<2>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD2
64 62 60	HT_SB_TO_NB_CAD_N<3>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD3
64 62 60	HT_SB_TO_NB_CAD_N<4>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD4
64 62 60	HT_SB_TO_NB_CAD_N<5>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD5
64 62 60	HT_SB_TO_NB_CAD_N<6>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD6
64 62 60	HT_SB_TO_NB_CAD_N<7>	HT_SB_TO_NB	HT_CAD	HT_SB_TO_NB	HT_SB_TO_NB_CAD7
64 62 60	HT_PWROK	HT_PWROK	HT_2V5	HT_2V5	HT_2V5
64 62 60	HT_RESET_L	HT_CTL	HT_2V5	HT_2V5	HT_2V5
64 62 60	HT_LDTSTOP_L	HT_CTL	HT_2V5	HT_2V5	HT_2V5
64 62 60	HT_LDTREQ_L	HT_CTL	HT_2V5	HT_2V5	HT_2V5

HT_NB_TO_SB HT_SB_TO_NB
 5 MIL SPACING FOR DIFF PAIR
 10 MIL SPACING TO ANYTHING ELSE

HT_2V5
 4 MIL SPACING IN GROUP
 8 MIL SPACING TO ANYTHING ELSE

LENGTH TOLERANCE CAN BE LOOSE
 MATCHED GROUP CONSTRAINT IS TIGHT ENOUGH

U3LITE HT

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	60 OF	102
NONE			

Page Notes

Power aliases required by this page:
 - _PP2V5_PWRON_HT
 - _PP1V2_PWRON_HT

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - SB_HT_200M
 Stuffs resistor to select 200MHz HT I/F.



HT RefClk	HT I/F Speed
1 = 100MHz	1 = 100MHz
0 = 66MHz	0 = 200MHz

Shasta HyperTransport

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT OF		
NONE	62 OF		102

8

7

6

5

4

3

2

1

D

D

SAME CONNECTORS & PINOUT AS

Q37 HYPERTRANSPORT BETWEEN GOLEM AND K2

C


C

B

B

A

A



HT DEBUG CONN

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6772	REV. 11
	SCALE NONE	SHT 64 OF 102	

8

7

6

5

4

3

2

1

ALL RESISTOR PACKS ARE 47 OHM 1/16W 5%

R PAKS ARE PIN SWAPPABLE ACROSS ALL SIGNALS (EXCEPT IDSELS)


74	PCI_SB_AD<0>	RP7300	2	7	47	PCI_AD<0>	6 74 75 76 77
74	PCI_SB_AD<1>	RP7303	1	8	47	PCI_AD<1>	6 74 75 76 77
74	PCI_SB_AD<2>	RP7303	2	7	47	PCI_AD<2>	6 74 75 76 77
74	PCI_SB_AD<3>	RP7303	4	5	47	PCI_AD<3>	6 74 75 76 77
74	PCI_SB_AD<4>	RP7309	2	7	47	PCI_AD<4>	6 74 75 76 77
74	PCI_SB_AD<5>	RP7300	1	8	47	PCI_AD<5>	6 74 75 76 77
74	PCI_SB_AD<6>	RP7300	3	6	47	PCI_AD<6>	6 74 75 76 77
74	PCI_SB_AD<7>	RP7309	4	5	47	PCI_AD<7>	6 74 75 76 77
74	PCI_SB_AD<8>	RP7300	4	5	47	PCI_AD<8>	6 74 75 76 77
74	PCI_SB_AD<9>	RP7301	2	7	47	PCI_AD<9>	6 74 75 76 77
74	PCI_SB_AD<10>	RP7301	1	8	47	PCI_AD<10>	6 74 75 76 77
74	PCI_SB_AD<11>	RP7309	4	5	47	PCI_AD<11>	6 74 75 76 77
74	PCI_SB_AD<12>	RP7309	1	8	47	PCI_AD<12>	6 74 75 76 77
74	PCI_SB_AD<13>	RP7309	3	6	47	PCI_AD<13>	6 74 75 76 77
74	PCI_SB_AD<14>	RP7301	3	6	47	PCI_AD<14>	6 74 75 76 77
74	PCI_SB_AD<15>	RP7307	1	8	47	PCI_AD<15>	6 74 75 76 77
74	PCI_SB_AD<16>	RP7308	1	8	47	PCI_AD<16>	6 74 75 76 77

R7300							
74	PCI_SB_AD<17>		1	47	2	PCI_AD<17>	6 74 75 76 77
R7307							
74	PCI_SB_AD<18>	RP7307	2	7	47	PCI_AD<18>	6 74 75 76 77
74	PCI_SB_AD<19>	RP7306	3	6	47	PCI_AD<19>	6 74 75 76 77
74	PCI_SB_AD<20>	RP7305	1	8	47	PCI_AD<20>	6 74 75 76 77
74	PCI_SB_AD<21>	RP7305	2	7	47	PCI_AD<21>	6 74 76 77
74	PCI_SB_AD<22>	RP7302	1	8	47	PCI_AD<22>	6 74 76 77
74	PCI_SB_AD<23>	RP7302	3	6	47	PCI_AD<23>	6 74 76 77
74	PCI_SB_AD<24>	RP7304	1	8	47	PCI_AD<24>	6 74 75 76 77
74	PCI_SB_AD<25>	RP7306	4	5	47	PCI_AD<25>	6 74 75 76 77
74	PCI_SB_AD<26>	RP7305	3	6	47	PCI_AD<26>	6 74 75 76 77

R7301							
74	PCI_SB_AD<27>		1	47	2	PCI_AD<27>	6 74 75 76 77
R7302							
74	PCI_SB_AD<28>	RP7302	2	7	47	PCI_AD<28>	6 74 75 76 77
74	PCI_SB_AD<29>	RP7304	4	5	47	PCI_AD<29>	6 74 75 76 77
74	PCI_SB_AD<30>	RP7302	4	5	47	PCI_AD<30>	6 74 75 76 77
74	PCI_SB_AD<31>	RP7304	2	7	47	PCI_AD<31>	6 74 75 76 77
R7303							
74	PCI_SB_CBE_L<0>	RP7303	3	6	47	PCI_CBE_L<0>	6 74 76 77
74	PCI_SB_CBE_L<1>	RP7306	2	7	47	PCI_CBE_L<1>	6 74 76 77
74	PCI_SB_CBE_L<2>	RP7305	4	5	47	PCI_CBE_L<2>	6 74 76 77
74	PCI_SB_CBE_L<3>	RP7304	3	6	47	PCI_CBE_L<3>	6 74 76 77
R7306							
74	PCI_SB_DEVSEL_L	RP7306	1	8	47	PCI_DEVSEL_L	6 74 76 77
R7307							
74	PCI_SB_FRAME_L	RP7307	4	5	47	PCI_FRAME_L	6 74 76 77
R7307							
74	PCI_SB_IRDY_L	RP7307	3	6	47	PCI_IRDY_L	6 74 76 77
R7308							
74	PCI_SB_TRDY_L	RP7308	3	6	47	PCI_TRDY_L	6 74 76 77
R7308							
74	PCI_SB_STOP_L	RP7308	4	5	47	PCI_STOP_L	6 74 76 77
R7308							
74	PCI_SB_PAR	RP7308	2	7	47	PCI_PAR	6 74 76 77

PLACE CLOSE TO SHASTA

AD<17> IS IDSEL FOR AIRPORT
AD<27> IS IDSEL FOR USB



PCI SERIES TERMINATION

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	73 OF 102	
NONE			

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_AD	PCI	
PCI_AD27	PCI	
PCI_AD	PCI	
PCI_AD23	PCI	
PCI_AD22	PCI	
PCI_AD21	PCI	
PCI_AD20	PCI	
PCI_AD	PCI	
PCI_AD17	PCI	
PCI_AD	PCI	
PCI	PCI	
PCI	PCI	
PCI_CTL	PCI	
PCI_CTL	PCI	
PCI_CTL	PCI	
PCI_CTL	PCI	
PCI_CTL	PCI	
PCI_CTL	PCI	

PCI AD<31..28>	6 73 75 76 77
PCI AD<27>	6 73 75 76 77
PCI AD<26..24>	6 73 75 76 77
PCI AD<23>	6 73 76 77
PCI AD<22>	6 73 76 77
PCI AD<21>	6 73 76 77
PCI AD<20>	6 73 75 76 77
PCI AD<19..18>	6 73 75 76 77
PCI AD<17>	6 73 75 76 77
PCI AD<16..0>	6 73 75 76 77
PCI CBE L<3..0>	6 73 76 77
PCI PAR	6 73 76 77
PCI DEVSEL L	6 73 74 76 77
PCI FRAME L	6 73 74 76 77
PCI IRDY L	6 73 74 76 77
PCI TRDY L	6 73 74 76 77
PCI STOP L	6 73 74 76 77



Page Notes

Power aliases required by this page:
 - _PP3V3_PCI
 - _PP3V3_SB_PCI (can be _PP3V3_PCI)
 - _PP3V3_PWRON_SB
 - _PP2V5_PWRON_SB



Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD11 - PCI0 (0x106B/0x0053)
 AD11 - PCI1 (0x106B/0x0054)
 AD11 - PCI2 (0x106B/0x0055)
 AD23 - KeyLargo (0x106B/0x004F, PCI1)
 AD28 - SATA 150 (0x1166/0x0240, PCI0 or 2)
 AD29 - UATA 133 (0x106B/0x0050, PCI0 or 2)
 AD30 - FireWire (0x106B/0x0052, PCI0 or 2)
 AD31 - Ethernet (0x106B/0x0051, PCI0)



PROTECTED



Shasta PCI Interface

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT	74 OF 102


Page Notes

Power aliases required by this page:
- _PP3V3_PCI

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_x_ITEM symbol to declare U7500 part number.



BootROM

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	OF	REV.
NONE	75	102	1

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_AIRPORT	CLOCKS	PCI_CLK33M_AIRPORT

Page Notes

Power aliases required by this page:
 - _PP3V3_PCI


Signal aliases required by this page:
 - _PCI_CLK33M_AIRPORT (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.

Q85 WIRELESS CONNECTOR



AIRPORT & BLUETOOTH

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT OF		
NONE	76	102	

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
PCI_CLK_USB2	CLOCKS	=PCI_CLK33M_USB2

Page Notes


Power aliases required by this page:
 - _PPVIO_PCI (to 3.3V or 5V)

Signal aliases required by this page:
 - _PCI_CLK33M_USB2 (33MHz PCI clock)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.



USB 2.0 PCI Interface

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT OF		
NONE	77 OF		102

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
SATA_RXD1	SATA	SATA	SATA_RXD_P1_C
SATA_RXD1	SATA	SATA	SATA_RXD_N1_C
SATA_TXD1	SATA	SATA	SATA_TXD_P1
SATA_TXD1	SATA	SATA	SATA_TXD_N1
SATA_RXD2	SATA	SATA	SATA_RXD_P2_C
SATA_RXD2	SATA	SATA	SATA_RXD_N2_C
SATA_TXD2	SATA	SATA	SATA_TXD_P2
SATA_TXD2	SATA	SATA	SATA_TXD_N2
UATA_DD			UATA_DD<15..8>
UATA_DD7			UATA_DD<7>
UATA_DD			UATA_DD<6..0>
UATA_HOST			UATA_DA<2..0>
UATA_HOST			UATA_CS0_L
UATA_HOST			UATA_CS1_L
UATA_HOST			UATA_HSTROBE
UATA_HOST			UATA_STOP
UATA_HOST_R			UATA_DMACK_L
UATA_HOST_R			UATA_RESET_L
UATA_DEV_R_C			UATA_DSTROBE
UATA_DEV_R			UATA_DMARQ
UATA_DEV_R			UATA_INTRO

UATA Termination



Page Notes

Power aliases required by this page:
 - _PP1V2_PWRON_DISK


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Net Spacing Type: SATA

Line To Line: 15 mils
 Length Tolerance: 50 mils
 Primary Max Sep: 10 mils outer
 Primary Max Sep: 9 mils inner
 Secondary Max Sep: 100 mils
 Secondary Length: 500 mils

NOTE: Target differential impedance for SATA data pairs is 100 ohms.



Shasta Disk

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT		OF
NONE	80		102


	ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
83 80 UATA_DD<15..8>		UATA_DD		
83 80 UATA_DD<7>		UATA_DD7		
83 80 UATA_DD<6..0>		UATA_DD		
83 80 UATA_DA<2..0>		UATA_HOST		
83 80 UATA_CS0_L		UATA_HOST		
83 80 UATA_CS1_L		UATA_HOST		
83 80 UATA_HSTROBE		UATA_HOST		
83 80 UATA_STOP		UATA_HOST		
83 80 UATA_DMACK_L		UATA_HOST_R		
83 80 UATA_RESET_L		UATA_HOST_R		
83 80 UATA_DSTROBE		UATA_DEV_R_C		
83 80 UATA_DMARQ		UATA_DEV_R		
83 80 UATA_INTRO		UATA_DEV_R		

SATA CONNECTORS




- 80 SATA_TXD_P2 == TP_SATA_TXD_P2 MAKE_BASE=TRUE
- 80 SATA_TXD_N2 == TP_SATA_TXD_N2 MAKE_BASE=TRUE
- 80 SATA_RXD_N2_C == TP_SATA_RXD_N2_C MAKE_BASE=TRUE
- 80 SATA_RXD_P2_C == TP_SATA_RXD_P2_C MAKE_BASE=TRUE

HD POWER



PATA CONNECTOR



DISK CONNECTORS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT OF	83 OF 102


ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
	ENET_RX_CLK	P25MM		ENET_CLK25M_TX 04 86
	ENET_RX_CLK	P25MM		ENET_CLK125M_RX 04 86
	ENET_GBE_REF	P25MM		ENET_CLK125M_GBE_REF 04 86
	ENET_TX_CLK	P25MM		ENET_CLK125M_GTX 04 86
				ENET_CLK125M_GTX_R 04
	ENET_RX			ENET_RXD<7..0> 04 86
	ENET_RX_CTL			ENET_RX_DV 04 86
	ENET_RX_CTL			ENET_RX_ER 04 86
	ENET_TX			ENET_TXD<7..0> 04 86
	ENET_TX_CTL			ENET_TX_EN 04 86
	ENET_TX_CTL			ENET_TX_ER 04 86
	ENET_RX_CTL			ENET_CR_S 04 86
	ENET_RX_CTL			ENET_COL 04 86
	ENET_MDC			ENET_MDC 04 86
	ENET_MDIO			ENET_MDIO 04 86

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



Shasta Ethernet

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT	84 OF 102

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
	P25MM			ENET_CLK125M_GBE_REF_R
	P25MM			ENET_CLK125M_RX_R
	P25MM			ENET_CLK25M_TX_R
	ENET_MDI	ENET	ENET	ENET_MDI0
	ENET_MDI	ENET	ENET	ENET_MDI_N<0>
	ENET_MDI	ENET	ENET	ENET_MDI_P<1>
	ENET_MDI	ENET	ENET	ENET_MDI_N<1>
	ENET_MDI	ENET	ENET	ENET_MDI_P<2>
	ENET_MDI	ENET	ENET	ENET_MDI_N<2>
	ENET_MDI	ENET	ENET	ENET_MDI_P<3>
	ENET_MDI	ENET	ENET	ENET_MDI_N<3>
	VESTA_CLK25M_XTAL	P25MM		VESTA_CLK25M_XTALI
	P25MM			VESTA_CLK25M_XTALO
	P25MM			VESTA_CLK25M_XTALO_R

Page Notes

Power aliases required by this page:
 - _PP3V3_ENET
 - _PP2V5_ENETFW
 - _PPLV2_ENETFW

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


Net Spacing Type: ENET

Line To Line: 0.38 mms
 Length Tolerance: 50 mls
 Primary Max Sep: 5 mls
 Secondary Max Sep: 100 mls
 Secondary Length: 500 mls

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

Vesta Config Straps:

PHYA<4..0>	PHY Address Select (Internal Pull-downs)	MANMS	Manual Master/Slave Configuration Select Sets manual master/slave configuration enable bit (Internal Pull-down)
EN_10B	TBI Interface Select (Internal Pull-down)	HUB	Repeater Select Sets Hub/DTE bit and master/slave configuration value bit (Internal Pull-down)
RGMIEN	RGMI Enable (Internal Pull-down)	ER	Edge Rate Select (Internal Pull-down)
FDX	Full-Duplex Select (Internal Pull-up)	AN_EN	Auto-Negotiation Select (Internal Pull-up)
F1000	Speed Select (Internal Pull-up)	TXC_RXC_DELAY	If RGMI Mode enabled, RxC clock and GTXCLK are delayed by 1.9 ns (Internal Pull-down)
SPD0	Speed Select (Internal Pull-down)		
AN_EN			
F1000			
SPD0			
Description			
0 0 0	Force 10BASE-T		
0 0 1	Force 100BASE-TX		
0 1 X	Force 1000BASE-T (test use only)		
1 0 0	Auto-negotiate advertise 10BASE-T		
1 0 1	Auto-negotiate advertise 10/100BASE-TX		
1 1 0	Auto-negotiate advertise 10/100/1000BASE-T		
1 1 1	Auto-negotiate advertise 1000BASE-T		



Vesta Ethernet PHY


SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6772	11
SCALE	SHT	86 102
NONE		





PUT DEVELOPMENT LEDS ON TOP SIDE OF BOARD

ETHERNET CONNECTOR

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6772	REV. 11
	SCALE NONE	SHEET 87	OF 102


ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR
FW			FW_DATA<7..0>
FW			FW_CTL<1..0>
FW_LPS			FW_LPS
FW_LREQ			FW_LREQ
FW_PINT			FW_PINT
FW_LCLK		P25MM	FW_CLK98M_LCLK
FW_PCLK		P25MM	FW_CLK98M_PCLK
		P25MM	FW_CLK98M_LCLK_R

Page Notes

Power aliases required by this page:
 - _PP2V5_PWRON_SB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Preliminary

Shasta FireWire

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT		OF
NONE	88		102

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			DIFFERENTIAL_PAIR
	SPACING	PHYSICAL		
R100 (PROVIDED BY LINK PAGE)	P38MM	CLOCKS		FW_CLK98M_PCLK_R
R400	FW_TPA1	FW	FW	FW_TPA0
R400	FW_TPA1	FW	FW	FW_TPA N<0>
R400	FW_TPB1	FW	FW	FW_TPB0
R400	FW_TPB1	FW	FW	FW_TPB N<0>
R400	FW_TPA2	FW	FW	FW_TPA P<1>
R400	FW_TPA2	FW	FW	FW_TPA N<1>
R400	FW_TPB2	FW	FW	FW_TPB P<1>
R400	FW_TPB2	FW	FW	FW_TPB N<1>
R410	FW_TPA3	FW	FW	FW_TPA P<2>
R410	FW_TPA3	FW	FW	FW_TPA N<2>
R410	FW_TPB3	FW	FW	FW_TPB P<2>
R410	FW_TPB3	FW	FW	FW_TPB N<2>
R440	VESTA_CLK24M_XTAL	P38MM		VESTA_CLK24M_XTALI
R440		P38MM		VESTA_CLK24M_XTALO
R440		P38MM		VESTA_CLK24M_XTALO_R

Page Notes

Power aliases required by this page:
 - _PPFW_PHY
 - _PP3V3_FW
 - _PP3V3_ENETFW
 - _PP2V5_ENETFW
 - _PP1V2_ENETFW

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - VESTA_DS_ONLY_EN0
 If stuffed, adds external pull-up to counter internal pull-down in Vesta.
 See straps table for more information.
 - VESTA_PWR_CLASS_0
 If stuffed, adds external pull-down to counter internal pull-up in Vesta.
 See straps table for more information.

Net Spacing Type: FW


Line To Line: 0.38 mms
 Length Tolerance: 100 mils
 Primary Max Sep: 7.5 mils
 Secondary Max Sep: 100 mils
 Secondary Length: 500 mils

NOTE: Target differential impedance for FW data pairs is 110 ohms.

Vesta Config Straps:

PWR_CLASS - FireWire Power Class
 1 - Sets Power Class to 0x4
 0 - Sets Power Class to 0x0
 (Internal Pull-up)

DS_ONLY_EN0 - Port 0 Data/Strobe
 1 - Port 0 Data/Strobe mode only
 0 - Port 0 Bilingual mode
 (Internal Pull-down)



Vesta FireWire PHY

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

NET_TYPE		
SPACING	PHYSICAL	DIFFERENTIAL_PAIR
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA0_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPA1_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB0_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FL
FW	FW	FW_TPB1_FL


8 WATTS MAX
24 VOLTS




Termination
Place close to FireWire PHY




ESD Rail



"Snapback" & "Late VG" Protection



"Snapback" & "Late VG" Protection



FIREWIRE CONNECTORS

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT OF		
NONE	90 OF 102		

ELECTRICAL_CONSTRAINT_SET	NET_PHYSICAL_TYPE	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	
USB2_0	USB2	USB2	USB2_0	USB2 P<0>
USB2_0	USB2	USB2	USB2_0	USB2 N<0>
USB2_1	USB2	USB2	USB2_1	USB2 P<1>
USB2_1	USB2	USB2	USB2_1	USB2 N<1>
USB2_2	USB2	USB2	USB2_2	USB2 P<2>
USB2_2	USB2	USB2	USB2_2	USB2 N<2>
USB2_3	USB2	USB2	USB2_3	USB2 P<3>
USB2_3	USB2	USB2	USB2_3	USB2 N<3>
USB2_4	USB2	USB2	USB2_4	USB2 P<4>
USB2_4	USB2	USB2	USB2_4	USB2 N<4>
USB2_NEC_XTAL		P25MM		NEC CLK30M XT1
		P25MM		NEC CLK30M XT2
		P25MM		NEC CLK30M XT2 R

Page Notes

Power aliases required by this page:
 - _PP3V3_PWRON_USB

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)


Net Spacing Type: USB2

Line To Line: 19.5 mils
 Length Tolerance: 50 mils
 Primary Max Sep: 7.5 mils
 Secondary Max Sep: 100 mils
 Secondary Length: 500 mils

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

U2300 SHASTA
 V1.0
 BGA
 (8 OF 8)
 OMIT

- NC0 P7 TP_SB_NC_P7
- NC1 P8 TP_SB_NC_P8
- NC2 R3 TP_SB_NC_R3
- NC3 R4 TP_SB_NC_R4
- NC4 R5 TP_SB_NC_R5
- NC5 R6 TP_SB_NC_R6
- NC6 R7 TP_SB_NC_R7
- NC7 R8 TP_SB_NC_R8
- NC8 T1 TP_SB_NC_T1
- NC9 T2 TP_SB_NC_T2
- NC10 T3 TP_SB_NC_T3
- NC11 T4 TP_SB_NC_T4
- NC12 T5 TP_SB_NC_T5
- NC13 T6 TP_SB_NC_T6
- NC14 T7 TP_SB_NC_T7
- NC15 T8 TP_SB_NC_T8
- NC16 U1 TP_SB_NC_U1
- NC17 U2 TP_SB_NC_U2
- NC18 U3 TP_SB_NC_U3
- NC19 U4 TP_SB_NC_U4
- NC20 U5 TP_SB_NC_U5
- NC21 U6 TP_SB_NC_U6
- NC22 V1 TP_SB_NC_V1
- NC23 V2 TP_SB_NC_V2
- NC24 V3 TP_SB_NC_V3
- NC25 V4 TP_SB_NC_V4
- NC26 W1 TP_SB_NC_W1
- NC27 W3 TP_SB_NC_W3
- NC28 Y1 TP_SB_NC_Y1
- NC29 Y3 TP_SB_NC_Y3



USB Host Interfaces

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	OF	
NONE	91	102	

D

D

C

C

B

B

A

A

ELECTRICAL_CONSTRAINT_SET	NET_SPACING_TYPE	DIFFERENTIAL_PAIR	NET_PHYSICAL_TYPE
PROVIDED	USB2	USB2_PORT1_F	USB2
BY	USB2	USB2_PORT1_F	USB2
USB	USB2	USB2_PORT2_F	USB2
CONTROLLER	USB2	USB2_PORT2_F	USB2
	USB2	USB2_PORT3_F	USB2
	USB2	USB2_PORT3_F	USB2

Page Notes

Power aliases required by this page:

- _PP5V_PWRON_USB
- _PP5V_PWRON_UDASH
- _PP3V3_PWRON_UDASH
- _PP3V3_PWRON_BT

Signal aliases required by this page:

(NONE)
NOTE: This page is expected to contain the necessary aliases to map the USB pairs to their appropriate destinations and/or to properly terminate unused signals.

BOM options provided by this page:


(NONE)
NOTE: USB pairs are NOT constrained on this page. It is assumed that the USB Host Controller page will provide the appropriate constraints to apply to entire USB D+/D- XNets.

neoBorg Implementation

NOTE: This design does not provide power control on USB ports 2-4. Rename USB controller outputs to indicate single-pin connections.

- USB2_PWREN<0> == TP_USB2_PWREN<0> MAKE_BASE=TRUE
- USB2_PWREN<1> == TP_USB2_PWREN<1> MAKE_BASE=TRUE
- USB2_PWREN<2> == TP_USB2_PWREN<2> MAKE_BASE=TRUE
- USB2_PWREN<3> == TP_USB2_PWREN<3> MAKE_BASE=TRUE
- USB2_PWREN<4> == TP_USB2_PWREN<4> MAKE_BASE=TRUE

External USB Ports



USB Device Interfaces

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	OF	
NONE	92	102	


Page Notes

Power aliases required by this page:
 - _PP3V3_PWRON_MODEM
 Spec Load: 0.5 A active, 3 mA auxiliary

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

25 UDASH_SDOWN == TP_UDASH_SDOWN
 MAKE_BASE=TRUE



RJ11 CONNECTOR

STUFFED AT FATP
 SYMBOL USED FOR PLACEMENT

OMIT
J9402
 RJ11-HGT27.5
 ST-TH



514-0205

From Intel Mobile Audio/Modem
 Daughter Card Specification
 Rev 1.0, February 22, 1999

- | | |
|----------------------|---------------------|
| 1 - MONO_OUT/PC_BEEP | 2 - AUDIO_PWRON |
| 3 - GND | 4 - MONO_PHONE |
| 5 - AUXA_RIGHT | 6 - RESERVED |
| 7 - AUXA_LEFT | 8 - GND |
| 9 - CD_GND | 10 - 5Vmain |
| 11 - CD_RIGHT | 12 - RESERVED |
| 13 - CD_LEFT | 14 - RESERVED |
| 15 - GND | 16 - PRIMARY_DN |
| 17 - 3.3Vaux | 18 - 5Vd |
| 19 - GND | 20 - GND |
| 21 - 3.3Vmain | 22 - AC97_SYNC |
| 23 - AC97_SDATA_OUT | 24 - AC97_SDATA_INB |
| 25 - AC97_RESET# | 26 - AC97_SDATA_INA |
| 27 - GND | 28 - GND |
| 29 - AC97_MSTRCLK | 30 - AC97_BITCLK |


Modem Interface

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT OF		
NONE	94 OF		102



AUDIO CODEC
APPLE P/N 353S0933

AUDIO: CODEC

SYNC_MASTER=AUDIO SYNC_DATE=02/16/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	OF	REV.
NONE	95	102	

LINE IN PSEUDO-DIFFERENTIAL AMP

AV= 0.49



AUDIO: LINE INPUT AMP

SYNC_MASTER=AUDIO SYNC_DATE=02/16/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT OF	96 OF 102

LINE OUT LOW-PASS FILTER


FC = 37 KHZ, HO = -1.4



LINE OUT
GROUND NOISE
CANCELLATION

LINE OUT AMP

APPLE P/N 353S0687




AUDIO: LINE OUT AMP

SYNC_MASTER=AUDIO SYNC_DATE=02/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT OF	98 102



AUDIO: SPEAKER AMP


SYNC_MASTER=AUDIO SYNC_DATE=02/16/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	OF	
NONE	100	102	



LINE IN JACK
APPLE P/N 514-0203



SPEAKER CABLE CONNECTOR
APPLE P/N 518-0138




LINE IN PLUG DETECT
AUDIO_IN_DET0_L = LOW: PLUG INSERTED
AUDIO_IN_DET0_L = HIGH: PLUG NOT INSERTED




MIC CABLE CONNECTOR
APPLE P/N 518-0034

LINE OUT PLUG DETECTS
AUDIO_LO_DET_L = LOW: PLUG INSERTED
AUDIO_LO_DET_L = HIGH: PLUG NOT INSERTED
AUDIO_LO_OPTICAL_PLUG_L = LOW: OPTICAL DIGITAL AUDIO PLUG INSERTED
AUDIO_LO_OPTICAL_PLUG_L = HIGH: ANALOG AUDIO PLUG INSERTED



LINE OUT JACK
APPLE P/N 514-0204




AUDIO: Q45 CONNECTORS

SYNC_MASTER=AUDIO SYNC_DATE=02/16/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	SHT	101	102
NONE			


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35380655	35380933		U9500	PCM3052

5V POWER SUPPLY FOR THE HEADPHONES/LINE OUT AMP




4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP


APPLE P/N 35350733




AUDIO GROUND RETURNS



MICROPHONE IMPEDANCE MATCHING CIRCUIT



UNUSED GPIO TERMINATIONS



AUDIO: Q45 POWER SUPPLIES

SYNC_MASTER=AUDIO SYNC_DATE=02/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6772	11
SCALE	NONE	SHT OF	102 OF 102