

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# M78-DVT

05/09/2007


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
33		503047	ENGINEERING RELEASED	05/09/07	?

Page (.csa)	Contents	Sync	Date
1	1 Table of Contents	N/A	N/A
2	2 System Block Diagram	DEREK	1/19/2007
3	3 Power Block Diagram	MARK	N/A
4	4 BOM Configuration	JAMES	10/16/06
5	5 Revision History	JAMES	10/16/06
6	6 Power Conn / Alias	MARK	N/A
7	7 Functional / ICT Test	JAMES	10/16/06
8	9 GROUNDING ALIASES	MARK	(10/02/2006)
9	10 CPU FSB	JAMES	11/09/06
10	11 CPU Power & Ground	JAMES	11/09/06
11	12 CPU Decoupling & VID	MARK	10/10/2006
12	13 eXtended Debug Port (XDP)	T9_MLB_NOME	11/06/2006
13	14 NB CPU Interface	T9_MLB	10/30/2006
14	15 NB PEG / Video Interfaces	T9_MLB	10/30/2006
15	16 NB Misc Interfaces	T9_MLB	01/21/2007
16	17 NB DDR2 Interfaces	T9_MLB	10/30/2006
17	18 NB Power 1	T9_MLB	10/30/2006
18	19 NB Power 2	T9_MLB	10/30/2006
19	20 NB Grounds	T9_MLB	10/30/2006
20	21 NB Standard Decoupling	JAMES	11/03/2006
21	22 NB Graphics Decoupling	JAMES	10/16/06
22	23 SB Enet, Disk, FSB, LPC	T9_MLB_NOME	03/22/2007
23	24 SB PCI, PCIE, DMI, USB	T9_MLB_NOME	03/22/2007
24	25 SB Pwr Mgt, GPIO, Clink	T9_MLB_NOME	03/22/2007
25	26 SB Power & Ground	T9_MLB_NOME	03/22/2007
26	27 SB Decoupling	DAVE_MASTER	N/A
27	28 SB Misc	DAVE_MASTER	N/A
28	29 Clock (CK505)	JAMES	11/27/2006
29	30 Clock Termination	JAMES	10/18/2006
30	31 DDR2 SO-DIMM Connector A	JAMES	10/17/06
31	32 DDR2 SO-DIMM Connector B	JAMES	10/17/06
32	33 Memory Active Termination	JAMES	12/04/2006
33	34 PCI-E MiniCard Connector	DOUG	10/30/2006
34	37 Ethernet (Yukon)	DOUG	11/08/2006
35	38 YUKON/ULTRA SUPPORT	DOUG	(10/02/2006)
36	39 ETHERNET CONNECTOR	DOUG	11/06/2006
37	40 FW: 1394B CONTROLLER	M78_MLB	12/15/2006
38	42 FW: 1394B MISC	DOUG	10/10/2006
39	43 FIREWIRE CONNECTORS	DOUG	10/10/2006

Page (.csa)	Contents	Sync	Date
40	44 PATA Connector	DAVE_MASTER	N/A
41	45 SATA Connectors	DOUG	10/10/2006
42	46 EXTERNAL USB CONNECTORS	DOUG	12/11/2006
43	47 Internal USB Connections	M78_MLB	12/15/2006
44	49 SMC	T9_MLB_NOME	12/15/2006
45	50 SMC Support	DAVE_MASTER	N/A
46	51 LPC+ Debug Connector	T9_MLB_NOME	03/22/2007
47	52 SMBUS CONNECTIONS	DAVE_MASTER	N/A
48	53 Current & Voltage Sensing	DAVE_MASTER	N/A
49	55 Thermal Sensors	DAVE_MASTER	N/A
50	56 HD AND OD FAN	DAVE_MASTER	N/A
51	57 CPU FAN	DAVE_MASTER	N/A
52	58 ALS Support	DAVE_MASTER	N/A
53	61 SPI BootROM	T9_MLB_NOME	03/22/2007
54	69 POWER SEQUENCING BLOCK DIAGRAM	MARK	N/A
55	70 PGOOD and Power Sequencing	MARK	N/A
56	71 IMVP6 CPU VCore Regulator	MARK	N/A
57	72 IMVP6 3RD PHASE	MARK	N/A
58	73 1.5V / 1.05V SUPPLIES	MARK	N/A
59	74 1.25V / MCH CORE SUPPLIES	MARK	N/A
60	75 1.8V S3 /0.9V S0 SUPPLIES	MARK	N/A
61	76 5V S5 / 3.3V S3 SUPPLIES	MARK	N/A
62	77 3.3V / 2.5V POWER SUPPLIES	MARK	N/A
63	78 S3 & S0 FETs	MARK	N/A
64	84 MXM PCI-E & PWR	M78_MLB	11/01/2006
65	85 MXM I/O	M78_MLB	11/01/2006
66	90 INTERNAL DISPLAY CONNS	M78_MLB	11/01/2006
67	91 Analog Video Support	M78_MLB	11/01/2006
68	94 External Display Conns	M78_MLB	11/01/2006
69	98 MLB: AUDIO CONNECTOR	DEREK	4/23/2007
70	100 CPU/FSB Constraints	T9_MLB	09/27/2006
71	101 NB Constraints	T9_MLB	09/27/2006
72	102 Memory Constraints	T9_MLB	09/27/2006
73	103 SB Constraints (1 of 2)	T9_MLB	09/27/2006
74	104 SB Constraints (2 of 2)	(MASTER)	(10/02/2006)
75	105 Clock Constraints	T9_MLB	09/27/2006
76	106 FireWire & SMC Constraints	T9_MLB	09/27/2006
77	108 M72/M78 SPECIFIC CONSTRAINTS	T9_MLB	09/27/2006
78	109 M72/M78 RULE DEFINITIONS	T9_MLB	09/27/2006


Page (.csa)	Contents	Sync	Date
79	110 Cross Reference Page		
80	111 Cross Reference Page		
81	112 Cross Reference Page		
82	113 Cross Reference Page		
83	114 Cross Reference Page		
84	115 Cross Reference Page		
85	116 Cross Reference Page		
86	117 Cross Reference Page		
87	118 Cross Reference Page		

DRAWING  
TITLE=M78  
ABBREV=DRAWING  
LAST MODIFIED=Wed May 9 10:26:54 2007

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
xx :	_____	DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
x.xx :	_____	ENG APPD	MFG APPD		
x.xxx :	_____	QA APPD	DESIGNER		
ANGLES :	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-7229
				REV. 33	SHT 1 OF 118

D  
C  
B  
A

D  
C  
B  
A



**System Block Diagram**

SYNC\_MASTER=DEREK SYNC\_DATE=1/19/2007

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	REV.
NONE	2	118	



PAGE 6

**Power Block Diagram**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	3	118	

**BOM Variants**

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7977	PCBA,MLB,M78,CTO,2.8G	24_INCH_LCD,2P8GHZ_CPU,BASIC,CR_E,V8
630-7976	PCBA,MLB,M78,BTR,2.4G	24_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7875	PCBA,MLB,M78,CTO,2.2G	24_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
607-0429	M78 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,XDP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

630-7979	PCBA,MLB,M72,CTO,2.4G	20_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7978	PCBA,MLB,M72,BTR,2.2G	20_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
630-7874	PCBA,MLB,M72,GD,2.0G	20_INCH_LCD,2P0GHZ_CPU,BASIC,CR_STD,V6
607-0462	M72 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,ITP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

**BOM GROUPS**

BOM GROUP	BOM OPTIONS
BASIC	5V1V8REG_SKIP,ALTERNATE,COMMON,ITP/XDP,MXM_ROM,NBCFG_PEG_REVERSE,YUKON_ULTRA
V6	LOW_TDP
V8	HIGH_TDP

**Bar Code Labels / EEE #'s**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

**Module Parts**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

**COMMON**

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0430	1	IC,NB,CRESTLINE,FM,CO,QS	U1400	CRITICAL	
338S0427	1	IC,SB,ICH8M,B1,QS	U2300	CRITICAL	
359S0130	1	CK505 - SILEGO SLG2AP101	U2900	CRITICAL	
820-2149	1	PCB,FAB,IO ALIGNMENT,M72	IO1	CRITICAL	
069-2046	1	M72/M78 22UF CAP INTERCHANGEABILITY	DOC1		
825-6447	1	MLB LABEL,48.0X4.8	X14	CRITICAL	

338S0381 - GM965  
537 - 359S0127  
DIFFERENT FOR M78?

341T0048 = M78 EFI ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7229	1	PCB,SCHEM,MLB,M78	SCH1		24_INCH_LCD
820-2110	1	PCB,FAB,MLB,M78,HF	MLB1		24_INCH_LCD
341T0049	1	IC,SMC,M78	U4900	CRITICAL	24_INCH_LCD
114S0307	1	RES,8.25K,0402,1%,1/16W,LF	R7117		24_INCH_LCD
132S0010	1	CAP,CER,390PF,10%,50V,0402	C7113		24_INCH_LCD
132S0178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		24_INCH_LCD
132S0082	1	CAP,CER,0.068UF,10%,16V,0402	C7134		24_INCH_LCD
341S2117	1	IC,2K I2C EEPROM,MXM,M78	U8570	CRITICAL	24_INCH_LCD

051-7228	1	PCB,SCHEM,MLB,M72	SCH1		20_INCH_LCD
820-2143	1	PCB,FAB,MLB,M72,HF	MLB1		20_INCH_LCD
341T0056	1	EFI ROM,M72/M78	U6100	CRITICAL	
341T0055	1	IC,SMC,M72	U4900	CRITICAL	20_INCH_LCD
114S0303	1	RES,7.5K,0402,1%,1/16W,LF	R7117		20_INCH_LCD
132S0205	1	CAP,CER,270PF,10%,50V,0402	C7113		20_INCH_LCD
132S0178	1	CAP,CER,0.47UF,10%,6.3V,0402	C7128		20_INCH_LCD
132S0082	1	CAP,CER,0.068UF,10%,10V,0402	C7134		20_INCH_LCD
341S2116	1	IC,2K I2C EEPROM,MXM,M72	U8570	CRITICAL	20_INCH_LCD

337S3438	1	IC,MDC,SR,E1,QS,2.8G,55W,800FSB,4M,PGA	CPU	CRITICAL	2P8GHZ_CPU
337S3436	1	IC,MDC,SR,E1,QS,2.6G,45W,800FSB,4M,PGA	CPU	CRITICAL	2P6GHZ_CPU
337S3435	1	IC,MDC,SR,E1,QS,2.4G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P4GHZ_CPU
337S3461	1	IC,MDC,SR,E1,QS,2.2G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P2GHZ_CPU
337S3460	1	IC,MDC,SR,E1,QS,2.0G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P0GHZ_CPU

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3437	337S3436		CPU	CPU, 2.6G, 55W
124-0361	124-0339		C7490, C7491	CAP
371S0464	371S0154		D7624, D7664	DIODES

MXM\_PWR\_SENSE BOMOPTION CHANGE FOR PRODUCTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0070	1	RES,0-OHM,2512	R5350		PRODUCTION
116S0090	2	RES,10K-OHM,5%,0402	C5358,C5359		PRODUCTION

**BOM Configuration**

SYNC\_MASTER=JAMES SYNC\_DATE=10/16/06

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	4	118	

8

7

6

5

4

3

2

1

PROTO REVIEW - 11/09/06

Preliminary

D

D

C

C


B

B

A

A

33	
SYNC_MASTER=JAMES	SYNC_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	5	118	

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6


5

4

3

2

1



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0082	1	RES, MF, 1/10W, 910OHM, 5, 0603, SMD, LF	R605		20_INCH_LCD
113S0095	1	RES, MF, 1/10W, 3.3KOHM, 5, 0603, SMD, LF	R605		24_INCH_LCD

**Power Conn / Alias**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE SHEET: 6 OF 118

SIZE: D DRAWING NUMBER: 051-7229 REV.: 33


FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

Table of testpoints for columns 8 and 7. Includes layout notes like 'PLACE NEAR J1000' and 'PLACE NEAR U1400'. Lists testpoints such as FSB A L<6>, CPU INIT L, CPU A20M L, etc.

Table of testpoints for columns 6 and 5. Includes layout notes like 'PLACE NEAR U3700' and 'PLACE NEAR U4000'. Lists testpoints such as PCIE CLK100M ENET P, CPU A L<27>, FSB A L<27>, etc.

Table of testpoints for columns 4, 3, and 2. Includes layout notes like 'LPC CONNECTOR' and 'LPC FUNCTION'. Lists testpoints such as =PP3V3 S5 LPCPLUS, =PP5V S0 LPCPLUS, etc.

Table of testpoints for column 1. Includes layout notes like 'MISC GROUND VIAS - NEEDED?'. Lists testpoints such as ZH500 HOLE-VIA, ZH510 HOLE-VIA, etc.



Functional / ICT Test
SYNC\_MASTER=JAMES SYNC\_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3



2

1


GND RAILS



CHASSIS GND



NOTE:  
PER EMC REQUIREMENTS, ALL CHASSIS GROUNDS ARE TIED DIRECTLY TO GND



Preliminary

GROUNDING ALIASES

SYNC\_MASTER=MARK SYNC\_DATE=(10/02/2006)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE		SHT	OF
NONE		9	118

8

7

6

5


4

3

2

1





LAYOUT NOTE:  
 COMP0,2 CONNECT WITH ZO=27.4OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".  
 COMP1,3 CONNECT WITH ZO=55OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".

PLACE C1000 CLOSE TO CPU\_TEST4  
 PIN. MAKE SURE CPU\_TEST4 IS  
 REFERENCED TO GND


PM\_THRMTRIP#  
 SHOULD CONNECT TO ICH AND  
 GND WITHOUT T (NO STUB)

PLACEMENT\_NOTE=Place R1024 near ITP connector (if present)

NOTE: SYNCED FROM T9\_MLB, CHANGED SOCKET TO 511S0038 (P)

**CPU FSB**  
 SYNC\_MASTER=JAMES SYNC\_DATE=11/09/06  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 10 OF 118		



NOTE: SYNCED FROM T9\_MLB, CHANGED SOCKET TO 511S0038 (P)

**CPU Power & Ground**  
 SYNC\_MASTER=JAMES SYNC\_DATE=11/09/06


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	11	118	


CPU VCORE HF AND BULK DECOUPLING  
6X 220UF, 32X 22UF 0805

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:  
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:  
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:  
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:  
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:  
PLACE ON BOTTOMSIDE




LAYOUT NOTE:  
PLACE ON BOTTOMSIDE

CPU VCORE VID CONNECTIONS

Resistors to allow for override of CPU VID  
Will probably be removed before production




VCCA (CPU AVdd) DECOUPLING



LAYOUT NOTE:  
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING



LAYOUT NOTE:  
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID

SYNC\_MASTER=MARK SYNC\_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	12	118	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

# Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module

Please avoid any obstructions on even-numbered side of J1300

### eXtended Debug Port (XDP)

SYNC\_MASTER=T9\_MLB\_NONE SYNC\_DATE=11/06/2006

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	13		118

8

7

6


5

4

3

2

1



**NB CPU Interface**

SYNC\_MASTER=T9\_MLB      SYNC\_DATE=10/30/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7229</b>	REV. <b>33</b>
	SCALE NONE	SHT 14	OF 118

**LVDS Disable**  
 Can leave all signals NC if LVDS is not implemented.  
 Tie VCC\_TX\_LVDS and VCCA\_LVDS to GND.  
 If SDVO is used, VCCD\_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD\_LVDS to GND also.





**TV-Out Signal Usage:**  
 Composite: DACA only  
 S-Video: DACB & DACC only  
 Component: DACA, DACB & DACC  
 Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.  
**TV-Out Disable / CRT Enable**  
 Tie TVx\_DAC and TVx\_RTN to GND. Must power all TVDAC rails. VCCA\_TVx\_DAC and VCCA\_CRT\_DAC can share filtering with VCCA\_CRT\_DAC.

**CRT Disable / TV-Out Enable**  
 Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA\_CRT.

**CRT & TV-Out Disable**  
 Tie TVx\_DAC, TVx\_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT\_TVO\_IREF to GND.  
 Can tie the following rails to GND:  
 VCCA\_CRT\_DAC, VCCA\_DAC\_BG, VCCA\_TVx\_DAC, VCCD\_CRT, VCCD\_QDAC and VCC\_SYNC.


NOTE: Must keep VDDC\_TVDAC powered and filtered at all times!

**Internal Graphics Disable**  
 Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT\_DDC\_\*, L\_CTRL\_\*, L\_DDC\_\*, SDVO\_CTRL\_\* and TV\_DCONSELx to GND.  
 Tie DPLL\_REF\_CLK and DPLL\_REF\_SSCLK to GND.  
 Tie DPLL\_REF\_CLK\* and DPLL\_REF\_SSCLK\* to VCC (VCore).  
 Tie VCCA\_DPLL and VCCA\_DPLLb to VCC (VCore).  
 Tie VCC\_AXG and VCC\_AXG\_NCTF to GND.  
 Leave GFX\_VID<3..0> and GFX\_VR\_EN as NC.



**NB PEG / Video Interfaces**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	15 OF 118



NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIX4 Low = DMIX2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed Low = Normal
NB_CFG<20>	High = Both active Low = Only SDVO or PCIe x16

NB\_CFG<13:12>  
 00 = RESERVED  
 01 = XOR Mode Enabled  
 10 = All-Z Mode Enabled  
 11 = Normal Operation

NB\_CFG<8:0> used for debug access

NB\_CFG<13:12> require ICT access


### NB Misc Interfaces


SYNC\_MASTER=T9\_MLB SYNC\_DATE=01/21/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-7229	REV.	33
SCALE	NONE	SHT	16	OF	118





**NB DDR2 Interfaces**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7229</b>	REV. <b>33</b>
	SCALE NONE	SHEET <b>17</b> OF <b>118</b>	





NCTF balls are Not Critical To Function  
 These connections can break without impacting part performance.

21 18 6 =PPVCORE\_S0\_NB  
 1310 mA (Ext Graphics)  
 1573 mA (Int Graphics)


22 21 16 6 =PPIV8\_S3M\_MEM\_NB  
 3300 mA (2 ch, 667MHz)  
 2700 mA (2 ch, 533MHz)  
 1700 mA (1 ch, 667MHz)  
 1395 mA (1 ch, 533MHz)  
 5 mA (standby)

22 18 =PPVCORE\_S0\_NB\_GFX  
 7700 mA (Int Graphics)

21 18 6 =PPVCORE\_S0\_NB

21 18 6 =PPIV05\_S0M\_NB\_VCCAXM


=PPIV05\_S0M\_NB\_VCCAXM  
 540 mA



**NB Power 1**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 18 OF 118		
NONE			

Current numbers from Crestline EDS, doc #21749.



D  
C  
B  
A

D  
C  
B  
A

**NB Power 2**

SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7229</b>	REV. <b>33</b>
	SCALE NONE	SHT 19	OF 118

Current numbers from Crestline EDS, doc #21749.




**Crestline Thermal Diode Pins**  
 Mainly for investigation. If not used,  
 alias these nets directly to GND.

**NB Grounds**  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7229</b>	REV. <b>33</b>
	SCALE NONE	SHT <b>20</b>	OF <b>118</b>



**NB Standard Decoupling**

SYNC\_MASTER=JAMES SYNC\_DATE=11/03/2006

**NOTICE OF PROPRIETARY PROPERTY**



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	21	118	

Current numbers from Crestline EDS, doc #21749.



NOTE:  
SANTA ROSA DESIGN GUIDE REV 1.5  
P. 227-228 TABLE 95

NOTE:  
SANTA ROSA DESIGN GUIDE REV 1.5  
P. 227-228 TABLE 95




16 =NB\_CLINK\_MPWROK == TRUE VR\_PWRGOOD\_DELAY 7 16 70 71

VCCD\_TVDAC ALSO POWERS INTERNAL THERMAL SENSORS.



**NB Graphics Decoupling**  
 SYNC\_MASTER=JAMES SYNC\_DATE=10/16/06  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	22	118	





HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED Pds
HDA_SDOOT	INTEGRATED PD
ACC_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC		
SYNC_MASTER=T9_MLB_NONE	SYNC_DATE=05/07/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHEET 23 OF 118	



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.




**SB PCI, PCIe, DMI, USB**

SYNC\_MASTER=T9\_MLB\_NOME SYNC\_DATE=05/07/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3\_S0M, PP3V3\_S0MWOL, PP1V8\_S3M, PP1V25\_S0M, PP1V05\_S0M, PP0V9\_S3M and PP0V9\_S0M. If ME/AMT is not used, short CLPWROK to PWROK.


NOTE: DPRSPLVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION. PM\_LAN\_ENABLE must remain deasserted until VccCL3\_3, VccLAN3\_3 and VccLAN1\_05 have been up for at least 1ms.


Test access required for XOR chain testing.

**SB Pwr Mgt, GPIO, Clink**  
 SYNC\_MASTER=TP\_MLB\_NOME SYNC\_DATE=05/07/2007  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	25 OF 118







**SB Decoupling**

SYNC\_MASTER=DAVE\_MASTER      SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	27	118	

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.


### RTC Power Sources




### SB RTC Crystal



### CPU VCORE FORCEPSI UNUSED




### VRMPWRGD INVERTER



### Platform Reset Connections

Unbuffered




### UNUSED PCI BUS

- PCI Ad<0> == MAKE\_BASE=TRUE TP PCI AD 0
- PCI Ad<1> == MAKE\_BASE=TRUE TP PCI AD 1
- PCI Ad<2> == MAKE\_BASE=TRUE TP PCI AD 2
- PCI Ad<3> == MAKE\_BASE=TRUE TP PCI AD 3
- PCI Ad<4> == MAKE\_BASE=TRUE TP PCI AD 4
- PCI Ad<5> == MAKE\_BASE=TRUE TP PCI AD 5
- PCI Ad<6> == MAKE\_BASE=TRUE TP PCI AD 6
- PCI Ad<7> == MAKE\_BASE=TRUE TP PCI AD 7
- PCI Ad<8> == MAKE\_BASE=TRUE TP PCI AD 8
- PCI Ad<9> == MAKE\_BASE=TRUE TP PCI AD 9
- PCI Ad<10> == MAKE\_BASE=TRUE TP PCI AD 10
- PCI Ad<11> == MAKE\_BASE=TRUE TP PCI AD 11
- PCI Ad<12> == MAKE\_BASE=TRUE TP PCI AD 12
- PCI Ad<13> == MAKE\_BASE=TRUE TP PCI AD 13
- PCI Ad<14> == MAKE\_BASE=TRUE TP PCI AD 14
- PCI Ad<15> == MAKE\_BASE=TRUE TP PCI AD 15
- PCI Ad<16> == MAKE\_BASE=TRUE TP PCI AD 16
- PCI Ad<17> == MAKE\_BASE=TRUE TP PCI AD 17
- PCI Ad<18> == MAKE\_BASE=TRUE TP PCI AD 18
- PCI Ad<19> == MAKE\_BASE=TRUE TP PCI AD 19
- PCI Ad<20> == MAKE\_BASE=TRUE TP PCI AD 20
- PCI Ad<21> == MAKE\_BASE=TRUE TP PCI AD 21
- PCI Ad<22> == MAKE\_BASE=TRUE TP PCI AD 22
- PCI Ad<23> == MAKE\_BASE=TRUE TP PCI AD 23
- PCI Ad<24> == MAKE\_BASE=TRUE TP PCI AD 24
- PCI Ad<25> == MAKE\_BASE=TRUE TP PCI AD 25
- PCI Ad<26> == MAKE\_BASE=TRUE TP PCI AD 26
- PCI Ad<27> == MAKE\_BASE=TRUE TP PCI AD 27
- PCI Ad<28> == MAKE\_BASE=TRUE TP PCI AD 28
- PCI Ad<29> == MAKE\_BASE=TRUE TP PCI AD 29
- PCI Ad<30> == MAKE\_BASE=TRUE TP PCI AD 30
- PCI Ad<31> == MAKE\_BASE=TRUE TP PCI AD 31
- PCI C BE L<0> == MAKE\_BASE=TRUE TP PCI C BE L 0
- PCI C BE L<1> == MAKE\_BASE=TRUE TP PCI C BE L 1
- PCI C BE L<2> == MAKE\_BASE=TRUE TP PCI C BE L 2
- PCI C BE L<3> == MAKE\_BASE=TRUE TP PCI C BE L 3
- PCI\_RST\_L == MAKE\_BASE=TRUE TP PCI\_RST\_L
- PCI\_PAR == MAKE\_BASE=TRUE TP PCI\_PAR



### NO TEST DUE TO ROUTING

- TP LAN D2R<2> NO\_TEST=TRUE
- TP CLINK WLAN DATA NO\_TEST=TRUE
- PCI\_SERR\_L NO\_TEST=TRUE

### RE-PURPOSED GPIOs




### UNUSED GPIOs



**SB Misc**  
 SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	28	118	



NEED TO CHECK CAP VALUE

One 0.1uF per power pin (place at pin).  
One 10uF cap per rail.

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
- > (Or 27MHz Spread & Non-Spread for Ext GFX)
- > From ICH
- > ICH USB/Audio 48MHz
- > ICH SIO/LPC/REF 14.318MHz
- > Spare 14.318MHz

NOTE:  
SYNCED FROM T9\_MLB\_NOME  
ADDED 475-OHM RESISTOR TO NB\_CLKREQ\_L PER INTEL  
DELETED RES AFTER INTEL SAID IT'S NOT NEEDED!

**Clock (CK505)**

SYNC\_MASTER=JAMES      SYNC\_DATE=11/27/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	29	118	

# CLK Termination


(Note: HOST/SRC/GFX clock termination kept on T9 for Cypress CY28545-5 compatibility)

## CK505 Configuration Straps

FCT\_SEL (GFX clock select)



FS\_A, FS\_B, FS\_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD



NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.

## CLKREQ Controls

Silego SL8LP537 has internal PULL-UPS ON ALL CLKREQ# PINS?



## Unused Clocks



## Clock Termination

SYNC\_MASTER=JAMES SYNC\_DATE=10/18/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	30	118	



# Page Notes

Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PP0V9\_S3\_MEM\_VREF  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)


Signal aliases required by this page:  
 - =I2C\_MEM\_SCL  
 - =I2C\_MEM\_SDA

BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.



## DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A  
 SYNC\_MASTER=JAMES SYNC\_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	31	118	


# Page Notes

Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PP0V9\_S3\_MEM\_VREF  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)


Signal aliases required by this page:  
 - =I2C\_MEM\_SCL  
 - =I2C\_MEM\_SDA

BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.





## DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B  
 SYNC\_MASTER=JAMES SYNC\_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHT 32	OF 118



D  
  
C  
  
B  
  
A

D  
  
C  
  
B  
  
A



One cap for each side of every RPAK, one cap for every two discrete resistors  
 Ensure CS\_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination  
 SYNC\_MASTER=JAMES SYNC\_DATE=12/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	33	118	





25 CLINK WLAN CLK == TP CLINK WLAN CLK  
 MAKE\_BASE=TRUE  
 25 CLINK WLAN DATA == TP CLINK WLAN DATA  
 MAKE\_BASE=TRUE  
 25 CLINK WLAN RESET L == TP CLINK WLAN RESET L  
 MAKE\_BASE=TRUE

STANDOFF FOR J3400



PCI-E MiniCard Connector  
 SYNC\_MASTER=DOUG SYNC\_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	34	118	

# Page Notes


Power aliases required by this page:  
 - =PP3V3\_ENET\_PHY (EC / Ultra)  
 - =PP1V9R2V5\_ENET\_PHY (2.5V / 1.8V)  
 - =YUKON\_EC\_PP2V5\_ENET (2.5V / GND)  
 - =PP1V2\_ENET\_PHY

Signal aliases required by this page:  
 - =ENET\_CLKREQ\_L (NC/TP for Yukon EC)  
 - =ENET\_VMAIN\_AVLBLE (See note by pin)

BOM options provided by this page:  
 YUKON\_EC - Selects Yukon EC RSET value.  
 YUKON\_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

PHY	Yukon EC	Yukon Ultra
=PP1V2_ENET_PHY	No link: 171 mA 10 Mbps: 179 mA 100 Mbps: 203 mA 1000 Mbps: 426 mA	No link: 130 mA 10 Mbps: 130 mA 100 Mbps: 150 mA 1000 Mbps: 290 mA
=PP3V3_ENET_PHY	No link: 4 mA 10 Mbps: 4 mA 100 Mbps: 4 mA 1000 Mbps: 4 mA	No link: 60 mA 10 Mbps: 70 mA 100 Mbps: 70 mA 1000 Mbps: 80 mA
=PP1V9R2V5_ENET_PHY	No link: 82 mA 10 Mbps: 108 mA 100 Mbps: 126 mA 1000 Mbps: 218 mA	No link: 0 mA 10 Mbps: 30 mA 100 Mbps: 40 mA 1000 Mbps: 150 mA



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EPROM, SERIAL IIC, 8KBIT, S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- ALIAS =YUKON\_EC\_PP2V5\_ENET TO PP1V9R2V5\_ENET\_PHY\_AVDD, ADD 1X 0.1UF AND 1X 0.001UF CAPS
- USE 0-OHM RESISTORS OR VARIABLE SUPPLY TO PROVIDE 1.8V OR 2.5V TO =PP1V9R2V5\_ENET\_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET\_CLKREQ\_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON\_ULTRA)
- Use YUKON\_EC and YUKON\_ULTRA BOMOPTIONS to select stuffed part

**Ethernet (Yukon)**

SYNC\_MASTER=DOUG SYNC\_DATE=11/08/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	118
NONE	37		

### YUKON 1.9/2.5 RAIL SUPPLY




### YUKON EC / YUKON ULTRA SUPPORT



PLACEMENT\_NOTE=PLACE C3890 CLOSE TO U3700 PIN 51  
 PLACEMENT\_NOTE=PLACE C3891 CLOSE TO U3700 PIN 57

### YUKON 1.2 RAIL SUPPLY





### YUKON T9 ALIASES

- TP\_YUKON\_CTRL18 == ENET\_CTRL19R25
- TP\_YUKON\_CTRL12 == ENET\_CTRL12
- =ENET\_VMAIN\_AVLBL == =PP3V3\_S0\_ENET



**YUKON/ULTRA SUPPORT**  
 SYNC\_MASTER=DOUG SYNC\_DATE=(10/02/2006)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	38		118



NOTE: N AND P SWAPPED FOR ROUTING!!!

NOTE: N AND P SWAPPED BACK FOR HUB COMPATABILITY!!!



**ETHERNET CONNECTOR**


SYNC\_MASTER=DOUG SYNC\_DATE=11/06/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	39	118	



**FW: 1394B CONTROLLER**

SYNC\_MASTER=M78\_MLB SYNC\_DATE=12/15/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7229</b>	REV. <b>33</b>
	SCALE NONE	SHT 40 OF 118	


D

C


B

A


**FW643 1.0V GENERATION**




**FW643 DECOUPLING**



**1394 PHY DATA/STROBE OPTIONS**



**FW 3.3V FILTERING**



**FW PCIE ALIASES**

TP_PCIE_FW_R2D_C_N	PCIE_FW_R2D_C_N	33
TP_PCIE_FW_R2D_C_P	PCIE_FW_R2D_C_P	33
PCIE_FW_D2R_N	TP_PCIE_FW_D2R_N	19
PCIE_FW_D2R_P	TP_PCIE_FW_D2R_P	19

**FW: 1394B MISC**

SYNC\_MASTER=DOUG SYNC\_DATE=10/10/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	42 OF 118



**Termination**  
Place close to FireWire PHY

3rd TPA/TPB pair unused

**ESD Rail**

[ LATE VG NOTES ]  
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V  
IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP

"Snapback" & "Late VG" Protection

"Snapback" & "Late VG" Protection

FIREWIRE CONNECTORS				
SYNC_MASTER=DOUG		SYNC_DATE=10/10/2006		
NOTICE OF PROPRIETARY PROPERTY				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING				
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART				

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4300,FL4301	40REGINAL TOKO CHOKE

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	43 OF 118

8

7

6

5

4

3

2

1

D

D

C

C

B

B


A

A

CRITICAL  
SDF4400  
STDOFF-3.00D4.0H-1.35-2.4-TH



### IDE (ODD) Connector



**PATA Connector**

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	44	118	

8

7

6

5

4

3

2

1



8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1


### SATA Port A




### SATA Activity LED



### UNUSED SATA PORTS



### ICH SATA Support



### SATA Connectors

SYNC\_MASTER=DOUG SYNC\_DATE=10/10/2006

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	45		118

# USB/SMC DEBUG MUX



UNUSED EXTERNAL USB PORT(S)

103 24 USB\_EXTD\_N == TP USB\_EXTD\_N  
 MAKE\_BASE=TRUE  
 SB HAS INTERNAL 15K PULL-DOWNS  
 103 24 USB\_EXTD\_P == TP USB\_EXTD\_P  
 MAKE\_BASE=TRUE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0232	155S0289		ALL	ORIGINAL TOKO CHOKE

## EXTERNAL USB CONNECTORS


SYNC\_MASTER=DOUG SYNC\_DATE=12/11/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	46	118	

### CAMERA POWER FILTERING




LAYOUT NOTE:  
PLACE C4700, C4701 & L4700  
NEAR J4700 PINS 4 AND 5 IN THE  
ORDER LISTED, AND NOT ON  
BOTH SIDES OF THE PIN.


### M13D (Bluetooth) Connector



### CAMERA CONNECTOR



### UNUSED INTERNAL USB PORTS



### Internal USB Connections




SYNC\_MASTER=M78\_MLB SYNC\_DATE=12/15/2006

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	47		118

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC  
 SYNC\_MASTER=T9\_MLB\_NAME SYNC\_DATE=12/15/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SMC Reset Button / Brownout Detect




SILK\_PART=SMC RESET

POWER BUTTON

SILK\_PART=PWR BTN


J5010

53398-0276




SILK\_PART=SYS POWER

SMC Crystal Circuit




SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
35381381	35381278		ALL	InterSil 1SL60002-33

ILED = 20 MA  
 IREF = 5 MA @ 12V  
 VBASE = VMAX LED = 4V\*2 = 8  
 BETA APPROX 150  
 VBESAT APPROX 0.75 V

SYSTEM (SLEEP) LED CIRCUITS



CURRENT MIRROR SUPPORTS UP TO 2 LEDS @ 12V  
 BOOST CIRCUIT UP TO 3 LEDS ON LGP


UNUSED TP/NC ALIASES

- 49 SMC\_BATT\_ISET == NC SMC\_BATT\_ISET NO\_TEST=TRUE
- 49 SMC\_SYS\_ISET == NC SMC\_SYS\_ISET NO\_TEST=TRUE
- 49 SMC\_BATT\_VSET == NC SMC\_BATT\_VSET NO\_TEST=TRUE
- 49 SMC\_SYS\_VSET == NC SMC\_SYS\_VSET NO\_TEST=TRUE
- 49 SMC\_BATT\_TRICKLE\_EN\_L == NC SMC\_BATT\_TRICKLE\_EN\_L
- 49 SMC\_BATT\_CHG\_EN == NC SMC\_BATT\_CHG\_EN NO\_TEST=TRUE
- 108 SMC\_X\_AXIS == NC SMS\_X\_AXIS NO\_TEST=TRUE
- 108 SMC\_Y\_AXIS == NC SMS\_Y\_AXIS NO\_TEST=TRUE
- 108 SMC\_Z\_AXIS == NC SMS\_Z\_AXIS NO\_TEST=TRUE
- 49 ALS\_GAIN == NC ALS\_GAIN NO\_TEST=TRUE
- 49 ALS\_LEFT == TP ALS\_LEFT
- 49 SMC\_P14 == TP SMC\_P14
- 49 SMC\_P20 == TP SMC\_P20
- 49 SMC\_P21 == TP SMC\_P21
- 49 SMC\_P22 == TP SMC\_P22
- 49 SMC\_P23 == TP SMC\_P23
- 49 SMC\_P26 == TP SMC\_P26
- 49 SMC\_P27 == TP SMC\_P27
- 49 SMC\_P43 == TP SMC\_P43
- 49 SMC\_P44 == TP SMC\_P44
- 49 SMC\_P45 == TP SMC\_P45
- 49 SMC\_P62 == TP SMC\_P62
- 49 SMC\_P63 == TP SMC\_P63
- 49 SMC\_P64 == TP SMC\_P64
- 49 SMC\_P81 == TP SMC\_P81
- 49 SMC\_PP0 == TP SMC\_PP0
- 49 SMC\_PP1 == TP SMC\_PP1
- 49 SMC\_FAN\_3\_CTL == TP SMC\_FAN\_3\_CTL
- 49 SMC\_FAN\_3\_TACH == TP SMC\_FAN\_3\_TACH
- 49 SMC\_PM\_G2\_EN == TP SMC\_PM\_G2\_EN
- 49 SMC\_ADAPTER\_EN == TP SMC\_ADAPTER\_EN
- 49 SMC\_SYS\_KBDLED == TP SMC\_SYS\_KBDLED
- 49 SMC\_EXCARD\_PWR\_EN == TP SMC\_EXCARD\_PWR\_EN
- 49 SMC\_RSTGATE\_L == TP SMC\_RSTGATE\_L
- 49 SMS\_ONOFF\_L == TP SMS\_ONOFF\_L
- 49 SMC\_P46 == TP SMC\_P46

UNUSED SENSORS

- 49 SMC\_NB\_1V8\_ISENSE == NC SMC\_NB\_1V8\_ISENSE NO\_TEST=TRUE
- 49 SMC\_NB\_CORE\_ISENSE == NC SMC\_NB\_CORE\_ISENSE NO\_TEST=TRUE
- 49 SMC\_DCIN\_ISENSE == UNUSED SMC SENSE
- 49 SMC\_PBUS\_VSENSE == UNUSED SMC SENSE
- 49 SMC\_BATT\_ISENSE == UNUSED SMC SENSE
- 49 SMC\_NB\_1V25\_ISENSE == UNUSED SMC SENSE

SMC FSB to 3.3V Level Shifting



MISC. SIGNAL ALIASES

- 49 SMC\_ANALOG\_ID == ACDC\_TEMP
- 49 SMC\_SUS\_CLK == SUS\_CLK\_SB
- 49 PM\_LAN\_PWRGD == ALL\_SYS\_PWRGD


- 50 SMC\_ONOFF\_L == R5032 10K
- 49 SMC\_LID == R5033 100K
- 49 SMC\_PWE == R5034 10K
- 49 SMC\_TX\_L == R5035 10K
- 49 SMC\_RX\_L == R5036 100K
- 49 SYS\_ONEWIRE == R5037 2.0K
- 49 SMC\_BS\_ALERT\_L == R5038 100K
- 49 SMC\_TMS == R5039 10K
- 49 SMC\_TDO == R5040 10K
- 49 SMC\_TDI == R5041 10K
- 49 SMC\_TCK == R5042 10K
- 49 SMC\_EXCARD\_OC\_L == R5043 10K
- 49 SMC\_PF3 == R5080 10K
- 49 SMC\_PH4 == R5082 10K
- 49 SMC\_BC\_ACLK == R5047 10K
- 49 SMC\_ODD\_DETECT == R5087 10K
- 49 SMC\_PA0 == R5096 10K
- 49 SMC\_PA1 == R5090 10K
- 49 SMC\_PB0 == R5091 10K
- 49 SMC\_SMS\_INT == SMC\_SMS\_INT
- 49 SMC\_P67 == R5092 10K
- 49 SMC\_PG0 == R5093 10K
- 49 SMC\_PG1 == R5094 10K

- 50 UNUSED\_SMC\_SENSE == R5086 10K
- 49 SMC\_CASE\_OPEN == R5046 10K
- 49 SMC\_EXCARD\_CP == R5048 10K
- 49 PM\_SUS\_STAT\_L == R5083 100K
- 49 PM\_SLP\_S5\_L == R5084 100K
- 49 ISENSE\_CAL\_EN == R5088 100K

SILK\_PART=SIL

J5050

53398-0276



SMC Support

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	50	118	

D

D

C

C

B


B

A

A

### LPC+ Connector

### FWH\_INIT\_L Generation



**LPC+ Debug Connector**

SYNC\_MASTER=T9\_MLB\_NAME SYNC\_DATE=05/07/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	51	118	


### ICH8-M SMBus Connections




### SMC "0" SMBus Connections




### SMC "A" SMBus Connections




### UNUSED SMC "BATTERY A" SMBUS CONNECTIONS




### SMC "B" SMBus Connections



### UNUSED SMC "MANAGEMENT" SMBUS CONNECTIONS



### UNUSED ICH8-M ME SMBUS CONNECTIONS



**SMBUS CONNECTIONS**

SYNC\_MASTER=DAVE\_MASTER      SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	52	118	


CPU Voltage Sense / Filter




MXM PWRSRC VOLTAGE SENSE  
(SCALING 12V INPUT VOLTAGE TO SMC)



CPU SUPPLY POWER SENSE FILTER




MXM PWRSRC (GPU CORE & MEM) CURRENT SENSE



CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits



M78 SET FOR APPROX 3V AT 5A ON PWRSRC  
 MXM-HE CAN GO TO 16A, BUT M78  
 CARDS TARGET MAX 55W AT 12V

SCALE	COUNT	SCALE	COUNT
1.6461 A/V	.005309969 A/COUNT	1.3289 A/V	.004286786 A/COUNT
ADC IS 10BIT 0 TO 1023		ADC IS 10BIT 0 TO 1023	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOB OPTION
11480264	1	RES, 3.01K, 1%, 402	R5351	20_INCH_LCD
11480254	1	RES, 2.43K, 1%, 402	R5351	24_INCH_LCD

Current & Voltage Sensing  
 SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7229	33
SCALE	SHT	OF
NONE	53	118




D


AMBIENT TEMP SENSOR




LCD TEMP SENSOR



CPU T-Diode Thermal Sensor



UNUSED NB THERMAL SENSORS





C

REMOTE THERMAL SENSORS (HEATSINKS AND DISKS)

PLACE ALL CAPS NEAR U5500

PLACE DISK SENSOR CONNS BOTTOM SIDE




PLACE ALL SHORTS AS CLOSE TO U5500 AS POSSIBLE  
ROUTE DIODE SIGNALS AS DIFF PAIRS

A

Thermal Sensors		
SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	55	118	



NOTE: ADDED TO PROTECT SMC

**HD AND OD FAN**  
 SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	56	118	



Preliminary

**CPU FAN**

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7229</b>	REV. <b>33</b>
	SCALE NONE	SHT <b>57</b>	OF <b>118</b>

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

### ANALOG ALS & IR



Preliminary

**ALS Support**

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	58		118

8

7

6


5

4

3

2

1



**SPI BootROM**

SYNC\_MASTER=T9\_MLB\_NONE      SYNC\_DATE=05/07/2007

**NOTICE OF PROPRIETARY PROPERTY**






THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT		OF
NONE	61		118



**POWER SEQUENCING BLOCK DIAGRAM**  
 SYNC\_MASTER=MARK SYNC\_DATE=N/A  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	69	118	

### PGOOD Comparators




(HYSTERESIS)  
 (R7000: 16.5K; R7001: 17.4K; R7002: 24.9K; R7003: 8.35K) (200MV; 150MV; 300MV; 100MV HYSTERESIS)  
 (R7010: 21.5K; R7013: 7.15K; R7018: 52.3K; R7020: 1.37K) (200MV; 150MV; 300MV; 100MV HYSTERESIS)


### PWROK Sequencing




### 1.05V/MCH\_CORE S0 RUN/SS CONTROL



### 1.25V S0 RUN/SS CONTROL




### 1.5V S0 RUN/SS CONTROL



**PGOOD and Power Sequencing**  
 SYNC\_MASTER=MARK SYNC\_DATE=N/A  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 70 OF 118		
NONE			



These caps are for Q7100

These caps are for Q7102

LAYOUT NOTE:  
Place R7126 in hot spot of reg circuit.

LAYOUT NOTE:  
PLACE R7108 CLOSE TO RBIAS PIN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0333	1	RES,MTL FILM,1/16W,15.8K,1.0402,SM,LF	R7116		HIGH_TDP
114S0327	1	RES,MTL FILM,1/16W,13.7K,1.0402,SM,LF	R7116		LOW_TDP

TO SUPPORT LOW TDP MEROM AND HIGH TDP MEROM ON SAME BOARD:

- 35W TDP: 55A CONTINUOUS CURRENT  
SET R7116 TO 13.7K; OC TRIP POINT OF 65.2A
- 55W TDP: 64A CONTINUOUS CURRENT  
SET R7116 TO 15.8K; OC TRIP POINT OF 75.2A


DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM

**IMVP6 CPU VCore Regulator**  
 SYNC\_MASTER=MARK SYNC\_DATE=N/A  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7229</b>	REV. <b>33</b>
	SCALE NONE	SHEET <b>71</b>	OF <b>118</b>



# IMVP6 CPU VCORE REGULATOR




72	71	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	414
108	72	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	420
72	72	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	424
72	72	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	428
72	72	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	432
72	71	IMVP6_VSEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	436
72	72	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	440
72	72	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	444
72	72	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	448

IMVP6 3RD PHASE  
 SYNC\_MASTER=MARK SYNC\_DATE=N/A  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	72 OF 118


1.5V S0 & 1.05V SO RAILS



1.5V S0  
M72/78  
POWER BUDGET  
PEAK=2.77A  
AVE=2.45A

1.05V S0  
M72/M78  
POWER BUDGET  
PEAK=3.43A  
AVE=3.03A


PLANE SHORTING RESISTORS



1.5V / 1.05V SUPPLIES  
SYNC\_MASTER=MARK SYNC\_DATE=N/A  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 73 OF 118		
NONE			

# 1.25V S0 & MCH CORE RAILS



1.25V S0  
M72/78  
POWER BUDGET  
PEAK=2.54A  
AVE=2.01A

MCH CORE S0  
M72/78  
POWER BUDGET  
CR\_STD:  
PEAK=10.1A  
AVE=7.12A  
CR\_E:  
PEAK=10.3A  
AVE=6.31A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES.MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES.MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

## 1.25V / MCH CORE SUPPLIES


SYNC\_MASTER=MARK SYNC\_DATE=N/A

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	74	118	

### 1.8V S3 / MEM VTT RAILS



### DDR2 Vtt Regulator




**1.8V S3 / 0.9V S0 SUPPLIES**  
 SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	75	118	

# 5V S5 & 3.3V S3 RAILS



3.3V S3  
M72/M78  
POWER BUDGET  
PEAK=6.06A  
AVE=3.06A

5V S5  
M72/M78  
POWER BUDGET  
M72 PEAK=12.0A  
M72 AVE=6.83A  
M78 PEAK=8.91A  
M78 AVE=5.33A

## 5V S5 / 3.3V S3 SUPPLIES

SYNC\_MASTER=MARK SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	76	118	

8

7

6

5

4

3

2

1

D

C

B

A


D

C


B

A

### 3.3V S5 RAIL



### 2.5V S0 RAIL



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

**3.3V / 2.5V POWER SUPPLIES**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	77	118	

8

7

6


5

4

3

2

1



	I	R <sub>ds(on)</sub>	V <sub>gs</sub> +/-
IRF7410	13A	7mΩ	8V
IRF7413	9.6A	18mΩ	20V
FDS4435	8.8A	35mΩ	25V
IRF7406	5.8A	70mΩ	20V
IRF6402	3.7A	65mΩ	12V
SI2302	1.6A	115mΩ	8V

**S3 & S0 FETs**

SYNC\_MASTER=MARK SYNC\_DATE=N/A

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7229</b>	REV. <b>33</b>
	SCALE NONE	SHEET <b>78</b>	OF <b>118</b>

# Page Notes

Power aliases required by this page:

- =PP12V\_S0\_MXM
- =PP5V\_S0\_MXM
- =PP1V8\_S0\_MXM

Signal aliases required by this page:

(NONE)

BOM options provided by this page:




(NONE)

Note: PCI-E Lanes are reversed to untangle routes  
 Need to stuff config strap using BOM option NBCFG\_PEG\_REVERSE  
 Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

MXM SPEC POWER REQUIREMENTS  
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

APPLE P/N: 516S0562



MXM PCI-E & PWR  
 SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	84	118	



# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP2V5\_S0\_MXM

Signal aliases required by this page:  
 - =SMB\_GPU\_THRM\_DATA  
 - =SMB\_GPU\_THRM\_CLK


BOM options provided by this page:  
 24\_INCH\_LCD

**MXM SPEC POWER REQUIREMENTS**  
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)


VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

## MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



## J8400 AS0B52X-S43E-XF



INPUT ENABLES HDMI FOR NVIDIA CARDS  
 REMOVE THESE RESISTORS IN PROTO 2  
 IF THIS PIN CONFIRMED TO BE USED  
 FOR MXM\_SPDIF IN

MXM I/O	
SYNC_MASTER=M78_MLB	SYNC_DATE=11/01/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	85 OF 118


### Page Notes

Power aliases required by this page:  
 - =PPV\_S0\_LCD\_24INCH  
 - =PPV\_S0\_LCD\_20INCH  
 - =PP3V3\_S0\_VIDEO

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 20\_INCH\_LCD, 24\_INCH\_LCD


## LCD (LVDS) INTERFACE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0114	1	RES,100K,5%,0402	R9099		24_INCH_LCD
116S0004	1	RES,0,5%,0402	R9099		20_INCH_LCD

## INVERTER INTERFACE

INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR




### INTERNAL DISPLAY CONNS

SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	REV.
NONE	90	118	



**ANALOG FILTERING**  
PLACE CLOSE TO CONNECTOR

PLACE R9760 & R9761 CLOSE TO DVI CONNECTOR


VIDEO_MUX_SEL	OUT
1	CRT
0	TV

PLACE U9120 NEAR GMCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1700	1	QUAD SPST HIGH-BANDWIDTH VIDEO SWITCH, LOW ON-RES	U9130	CRITICAL	

**Analog Video Support**  
 SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	91 OF 118



DVI DDC CURRENT LIMIT DVI INTERFACE  
(55mA requirement per DVI spec)

DON'T USE M51 SPECIFIC: 514S0129  
APPLE PN: 514S0167

CRITICAL  
J9410  
MINI-DVI-M72  
F-ST-SM



FOR IMAGE PLANE, THE SHELL PINS OF THE CONNECTOR  
ARE ALIASED DIRECTLY TO DIGITAL GROUND  
IF CAPS ARE NECESSARY LATER, THEY SHOULD  
BE ADDED TO THE PAGE WHERE SIGNAL  
=GND\_CHASSIS\_DVI IS CONNECTED

PLACE CLOSE TO MINI-DVI CONNECTOR  
3V LEVEL SHIFTERS

NO PULL UPS ON MXM CARD  
TO PREVENT LEAKAGE PATH

Note: this clamp is supposed to be  
on the MXM card

R9414 SHOULD BE GREATER THAN 0  
IF MXM CARD DOES NOT HAVE A  
CURRENT LIMITING RESISTOR ON THIS LINE

External Display Conns	
SYNC_MASTER=M78_MLB	SYNC_DATE=11/01/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	94 OF 118

8

7

6

5

4

3

2

1

D

D

C




C

B

B

A

A



Preliminary

**MLB: AUDIO CONNECTOR**

SYNC\_MASTER=DEREK SYNC\_DATE=4/23/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	REV.
NONE	98	118	

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	*	*	SPACING_0.2MM
FSB_ADSTB	*	*	SPACING_0.3MM
FSB_DATA	*	*	SPACING_0.2MM
FSB_DSTB	*	*	SPACING_0.3MM
FSB_COMMON	*	*	SPACING_0.2MM

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CPU_55S	*	55_OHM_SE
CPU_27P4S	*	27P4_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_2T01	*	*	SPACING_0.2MM
CPU_COMP	*	*	SPACING_0.6MM
CPU_GTLREF	*	*	SPACING_0.6MM
CPU_ITP	*	*	SPACING_0.2MM
CPU_VCCSENSE	*	*	SPACING_0.6MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_NAME	NET_TYPE
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_ADS L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BPRI L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_BREQ0 L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_DBSY L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_DEFER L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DRY L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_HIT L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB_HITM L	7 10 14
FSB_COMMON_2P1	FSB_55S	FSB_COMMON	FSB_LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_TRDY L	10 14
FSB_CPURST_1	FSB_55S	FSB_COMMON	FSB_CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB_D L<15..1>	10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB_D L<0>	7 10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB_DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB_D L<31..17>	10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB_D L<16>	7 10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB_DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB_D L<47..42>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB_D L<41>	7 10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB_D L<40..32>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB_DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB_D L<63..60>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB_D L<59>	7 10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB_D L<58..48>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB_DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB_DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB_A L<16..7>	10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB_A L<5..3>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB_A L<6>	7 10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB_REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB_ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB_A L<35..28>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB_A L<26..17>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB_A L<27>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB_ADSTB L<1>	7 10 14
CPU_FERR_0	CPU_55S	CPU_FERR	CPU_FERR L	10
CPU_FERR_1	CPU_55S	CPU_FERR	CPU_FERR L	10 23
CPU_PROCHOT_1	CPU_55S	CPU_2T01	CPU_PROCHOT L	10 50
CPU_FWRGD	CPU_55S	CPU_2T01	CPU_FWRGD	7 10 13 23
CPU_FROM_SB_PP	CPU_55S	CPU_55S	CPU_INTR	7 10 23
CPU_FROM_SB_PP	CPU_55S	CPU_55S	CPU_NMI	7 10 23
CPU_FROM_SB_PP	CPU_55S	CPU_55S	CPU_A20M L	7 10 23
CPU_FROM_SB_PP	CPU_55S	CPU_55S	CPU_DPSLP L	10 23
CPU_FROM_SB_PP	CPU_55S	CPU_55S	CPU_IGNNE L	7 10 23
CPU_INIT_1	CPU_55S	CPU_55S	CPU_INIT L	7 10 23 51
CPU_FROM_SB_PP	CPU_55S	CPU_55S	CPU_SMI L	7 10 23
CPU_FROM_SB_PP	CPU_55S	CPU_55S	CPU_STPCLK L	7 10 23
PM_THRMTRIP_1	CPU_55S	CPU_2T01	PM_THRMTRIP L	10 16 23 50
FSB_CPUSLP_1	CPU_55S	CPU_2T01	FSB_CPUSLP L	10 14
PM_DPSLPVR	CPU_55S	CPU_2T01	PM_DPSLPVR	16 25 71
IMVP_DPSLPVR	CPU_55S	CPU_2T01	IMVP_DPSLPVR	71
CPU_BSEL0	CPU_55S	CPU_2T01	CPU_BSEL<0>	10 30
NB_BSEL<0>	CPU_55S	CPU_2T01	NB_BSEL<0>	13 16 30
CPU_BSEL1	CPU_55S	CPU_2T01	CPU_BSEL<1>	10 30
NB_BSEL<1>	CPU_55S	CPU_2T01	NB_BSEL<1>	13 16 30
CPU_BSEL2	CPU_55S	CPU_2T01	CPU_BSEL<2>	10 30
NB_BSEL<2>	CPU_55S	CPU_2T01	NB_BSEL<2>	13 16 30
CPU_DDRSTP_1	CPU_55S	CPU_2T01	CPU_DDRSTP L	10 16 23 71
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU_GTLREF	10
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	10
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP	XDP_TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP	XDP_TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP	XDP_TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP	XDP_TCK	10 13
XDP_TRST_1	CPU_55S	CPU_ITP	XDP_TRST L	10 13
XDP_BPM_1	CPU_55S	CPU_ITP	XDP_BPM L<4..0>	10 13
XDP_BPM_15	CPU_55S	CPU_ITP	XDP_BPM L<5>	10 13
CLK_FSB_100n	CLK_FSB_100n	CLK_FSB	XDP_CLK_P	13 30 105
CLK_FSB_100n	CLK_FSB_100n	CLK_FSB	XDP_CLK_N	13 30 105
(FSB_CPURST_1)	CPU_55S	CPU_ITP	ITP_CPURST L	10 13
CPU_VID<6..0>	CPU_55S	CPU_2T01	CPU_VID<6..0>	11 12
IMVP6_VID<6..0>	CPU_55S	CPU_2T01	IMVP6_VID<6..0>	12 71
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE P	11 71
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE N	11 71
IMVP6_VSEN_P	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN P	71
IMVP6_VSEN_N	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN N	71

**CPU/FSB Constraints**

SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE

DRAWING NUMBER: 051-7229

SHT: 100 OF 118

REV: 33

PCI-Express / DMI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_100D	*	100_OHM_DIFF
DMI_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	SPACING_0.5MM
DMI	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	100_OHM_DIFF
CRT_55S	*	55_OHM_SE
CRT_50S	*	50_OHM_SE
TMDS_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	SPACING_0.5MM
CRT	*	*	SPACING_0.6MM
CRT	CRT	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

TVDAC  
DG Says 30 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT_SYNC	*	*	SPACING_0.6MM
CRT_SYNC	CRT_SYNC	*	SPACING_0.5MM
TMDS	*	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

LVDS signals are 100-ohm +/- 20% differential impedance.  
 CRT & TVDAC signal single-ended impedance varies by location:  
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.  
 - 50-ohm +/- 15% from first to second termination resistor.  
 - 55-ohm +/- 15% from second termination resistor to connector.  
 CRT\_HSYNC/CRT\_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CONSTRAINT	ROW
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG_R2D P<15..0>	84
	PCIE_100D	PCIE	PEG_R2D N<15..0>	84
	PCIE_100D	PCIE	PEG_R2D C P<15..0>	15 84
	PCIE_100D	PCIE	PEG_R2D C N<15..0>	15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R P<15..8>	15 84
	PCIE_100D	PCIE	PEG_D2R N<15..8>	15 84
PEG_D2R_EP	PCIE_100D	PCIE	PEG_D2R P<7>	7 15 84
	PCIE_100D	PCIE	PEG_D2R N<7>	7 15 84
PEG_D2R	PCIE_100D	PCIE	PEG_D2R P<6..0>	15 84
	PCIE_100D	PCIE	PEG_D2R N<6..0>	15 84
DMI_N2S	DMI_100D	DMI	DMI_N2S P<3..1>	16 24
DMI_N2S_EP	DMI_100D	DMI	DMI_N2S P<0>	7 16 24
	DMI_100D	DMI	DMI_N2S N<3..0>	7 16 24
DMI_S2N	DMI_100D	DMI	DMI_S2N P<3..1>	16 24
DMI_S2N_EP	DMI_100D	DMI	DMI_S2N P<0>	7 16 24
	DMI_100D	DMI	DMI_S2N N<3..0>	7 16 24

Preliminary

NB Constraints

SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	101	118	

DDR2 Memory Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_45S	*	45_OHM_SE
MEM_55S	*	55_OHM_SE
MEM_70D	*	70_OHM_DIFF
MEM_85D	*	85_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	SPACING_0_6MM
MEM_CMD	*	*	SPACING_0_15MM
MEM_CTRL	*	*	SPACING_0_6MM
MEM_DATA	*	*	SPACING_0_6MM
MEM_DQS	*	*	SPACING_0_6MM
MEM_CLK	MEM_CMD	*	SPACING_0_4MM
MEM_CLK	MEM_DATA	*	SPACING_0_4MM
MEM_CLK	MEM_DQS	*	SPACING_0_4MM
MEM_CTRL	MEM_CTRL	*	SPACING_0_2MM
MEM_CTRL	MEM_CMD	*	SPACING_0_3MM
MEM_CTRL	MEM_DATA	*	SPACING_0_3MM
MEM_CTRL	MEM_DQS	*	SPACING_0_3MM
MEM_CMD	MEM_CMD	*	SPACING_0_15MM
MEM_CMD	MEM_DATA	*	SPACING_0_3MM
MEM_CMD	MEM_DQS	*	SPACING_0_3MM
MEM_DATA	MEM_DATA	*	SPACING_0_3MM
MEM_DATA	MEM_DQS	*	SPACING_0_3MM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_70D	MEM_CLK	MEM CLK P<1..0>
MEM_B_CLK	MEM_70D	MEM_CLK	MEM CLK N<1..0>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<1..0>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<1..0>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<1..0>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A A<14..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<6..0>
MEM_B_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM A DQ<7>
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<13..8>
MEM_B_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM A DQ<14>
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<15>
MEM_B_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM A DQ<16>
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<23..17>
MEM_B_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM A DQ<25>
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<31..26>
MEM_B_DQ_BYTE4_PP	MEM_55S	MEM_DATA	MEM A DQ<38..32>
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<39>
MEM_B_DQ_BYTE5_PP	MEM_55S	MEM_DATA	MEM A DQ<46..40>
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<47>
MEM_B_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM A DQ<53..48>
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<54>
MEM_B_DQ_BYTE7_PP	MEM_55S	MEM_DATA	MEM A DQ<55>
MEM_A_DQ_BYTE8	MEM_55S	MEM_DATA	MEM A DQ<58..56>
MEM_B_DQ_BYTE8_PP	MEM_55S	MEM_DATA	MEM A DQ<59>
MEM_A_DQ_BYTE9	MEM_55S	MEM_DATA	MEM A DQ<63..60>
MEM_B_DQ_BYTE9_PP	MEM_55S	MEM_DATA	MEM A DQ<63>
MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>
MEM_B_DM0	MEM_55S	MEM_DATA	MEM A DM<1>
MEM_A_DM1	MEM_55S	MEM_DATA	MEM A DM<2>
MEM_B_DM1	MEM_55S	MEM_DATA	MEM A DM<3>
MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<4>
MEM_B_DM2	MEM_55S	MEM_DATA	MEM A DM<5>
MEM_A_DM3	MEM_55S	MEM_DATA	MEM A DM<6>
MEM_B_DM3	MEM_55S	MEM_DATA	MEM A DM<7>
MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<0>
MEM_B_DM4	MEM_55S	MEM_DATA	MEM A DM<1>
MEM_A_DM5	MEM_55S	MEM_DATA	MEM A DM<2>
MEM_B_DM5	MEM_55S	MEM_DATA	MEM A DM<3>
MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<4>
MEM_B_DM6	MEM_55S	MEM_DATA	MEM A DM<5>
MEM_A_DM7	MEM_55S	MEM_DATA	MEM A DM<6>
MEM_B_DM7	MEM_55S	MEM_DATA	MEM A DM<7>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_B_CLK	MEM_70D	MEM_CLK	MEM CLK P<4..3>
MEM_A_CLK	MEM_70D	MEM_CLK	MEM CLK N<4..3>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<4..3>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<3..2>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L
MEM_A_CMD	MEM_55S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<5..0>
MEM_A_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM B DQ<6>
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<7>
MEM_A_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM B DQ<8>
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<15..9>
MEM_A_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM B DQ<22..16>
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<23>
MEM_A_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM B DQ<24>
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<25>
MEM_A_DQ_BYTE4_PP	MEM_55S	MEM_DATA	MEM B DQ<31..26>
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<37..32>
MEM_A_DQ_BYTE5_PP	MEM_55S	MEM_DATA	MEM B DQ<38>
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<39>
MEM_A_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM B DQ<43..40>
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<44>
MEM_A_DQ_BYTE7_PP	MEM_55S	MEM_DATA	MEM B DQ<47..45>
MEM_B_DQ_BYTE8	MEM_55S	MEM_DATA	MEM B DQ<48>
MEM_A_DQ_BYTE8_PP	MEM_55S	MEM_DATA	MEM B DQ<55..49>
MEM_B_DQ_BYTE9	MEM_55S	MEM_DATA	MEM B DQ<61..56>
MEM_A_DQ_BYTE9_PP	MEM_55S	MEM_DATA	MEM B DQ<62>
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DM<0>
MEM_A_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM B DM<1>
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DM<2>
MEM_A_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM B DM<3>
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DM<4>
MEM_A_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM B DM<5>
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DM<6>
MEM_A_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM B DM<7>
MEM_B_DQ_BYTE4	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_A_DQ_BYTE4_PP	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQ_BYTE5	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_A_DQ_BYTE5_PP	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQ_BYTE6	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_A_DQ_BYTE6_PP	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQ_BYTE7	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_A_DQ_BYTE7_PP	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQ_BYTE8	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_A_DQ_BYTE8_PP	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQ_BYTE9	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_A_DQ_BYTE9_PP	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQ_BYTE0	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_A_DQ_BYTE0_PP	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQ_BYTE1	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_A_DQ_BYTE1_PP	MEM_85D	MEM_DQS	MEM B DQS N<7>

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Pre

Memory Constraints  
 SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT 102 OF 118		
NONE			



Disk Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
IDE_55S	*	55_OHM_SE
SATA_55S	*	55_OHM_SE
SATA_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
IDE	*	*	SPACING_0.18MM
SATA	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HDA_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	SPACING_0.18MM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_60S	*	55_OHM_SE
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	SPACING_0.5MM

DG SAYS MINIMUM SPACING 50 MILS FROM USB TO CLOCKS

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_55S	*	55_OHM_SE
SPI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SPACING_0.3MM
SPI	*	*	SPACING_0.18MM

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IDE_FDD	IDE_55S	IDE	IDE_FDD<15..10>	23 44
IDE_FDD_SP	IDE_55S	IDE	IDE_FDD<9>	7 23 44
IDE_FDD	IDE_55S	IDE	IDE_FDD<8..0>	23 44
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	23 44
IDE_PDCR	IDE_55S	IDE	IDE_PDCS1 L	23 44
IDE_PDCR	IDE_55S	IDE	IDE_PDCS3 L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW R	7 23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK L	23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK R	23 44
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY	7 23 44
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	23 44
ODD_RST_5VTOL	IDE_55S	IDE	ODD_RST_5VTOL L	24 44
ODD_RST_5VTOL	IDE_55S	IDE	ODD_RST_5VTOL R	24 44
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_N	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_P	45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_N	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_N	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_P	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_N	45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_N	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_N	23 45
SATA_BIAS	SATA_55S	SATA	SATA_BIAS	45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	23 98
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK R	23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	23 98
HDA_SYNC	HDA_55S	HDA	HDA_SYNC R	23
HDA_RST_L	HDA_55S	HDA	HDA_RST L	23 98
HDA_RST_L	HDA_55S	HDA	HDA_RST L R	23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	23 98
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN CODEC	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT R	23
USB_EXT_A	USB_90D	USB	USB_EXT_A P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A N	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A MUXED P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A MUXED N	24 46
USB_MINI	USB_90D	USB	USB_MINI P	24 34
USB_MINI	USB_90D	USB	USB_MINI N	24 34
USB_EXT_D	USB_90D	USB	USB_EXT_D P	24 46
USB_EXT_D	USB_90D	USB	USB_EXT_D N	24 46
USB_CAMERA	USB_90D	USB	USB_CAMERA P	7 24 47
USB_CAMERA	USB_90D	USB	USB_CAMERA N	7 24 47
USB_BT	USB_90D	USB	USB_BT P	7 24 47
USB_BT	USB_90D	USB	USB_BT N	7 24 47
USB_TPAD	USB_90D	USB	USB_TPAD P	24 47
USB_TPAD	USB_90D	USB	USB_TPAD N	24 47
USB_IR	USB_90D	USB	USB_IR P	7 24 47
USB_IR	USB_90D	USB	USB_IR N	7 24 47
USB_EXT_B	USB_90D	USB	USB_EXT_B P	24 46
USB_EXT_B	USB_90D	USB	USB_EXT_B N	24 46
USB_EXCARD	USB_90D	USB	USB_EXCARD P	24 47
USB_EXCARD	USB_90D	USB	USB_EXCARD N	24 47
USB_EXTC	USB_90D	USB	USB_EXTC P	24 46
USB_EXTC	USB_90D	USB	USB_EXTC N	24 46
USB_BIAS	USB_60S	USB	USB_BIAS	24
SMB_SR_SCT	SMB_55S	SMB	SMB_CLK	25 52
SMB_SR_SCT	SMB_55S	SMB	SMB_DATA	25 52
SMB_SR_ME_SCT	SMB_55S	SMB	SMB_ME_CLK	25 52
SMB_SR_ME_SCT	SMB_55S	SMB	SMB_ME_DATA	25 52
SPI_SCLK	SPI_55S	SPI	SPI_SCLK R	24 61
SPI_SCLK	SPI_55S	SPI	SPI_SCLK	7 61
SPI_A_SCLK	SPI_55S	SPI	SPI_A_SCLK R	24 61
SPI_B_SCLK	SPI_55S	SPI	SPI_B_SCLK R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI	61
SPI_A_SI	SPI_55S	SPI	SPI_A_SI R	61
SPI_B_SI	SPI_55S	SPI	SPI_B_SI R	61
SPI_SO	SPI_55S	SPI	SPI_A_SO R	7 24 61
SPI_SO	SPI_55S	SPI	SPI_A_SO	7 61
SPI_B_SO	SPI_55S	SPI	SPI_B_SO R	7 61
SPI_B_SO	SPI_55S	SPI	SPI_B_SO	7 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE R L<0>	24 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE L<0>	7 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE R L<1>	24 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE L<1>	7 61

SB Constraints (1 of 2)

SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

DRAWING NUMBER: 051-7229

REV: 33

SCALE: NONE

SHT: 103 OF 118

PCI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	*	*	STANDARD

CHANGED TO 0.1MM SPACING AS THERE ARE NO PCI DEVICES

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLINK_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK	*	*	SPACING_0.18MM
CLINK_VREF	*	*	SPACING_0.3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_12MIL	*	=STANDARD	0.3 MM	0.125 MM	7.5 MM	=STANDARD	=STANDARD

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	*	SPACING_0.5MM
ENET_MDI	ENET_MDI_TERM	*	SPACING_0.2MM

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCI_55S	PCI	PCI_AD<18..0>	24 28
	PCI_55S	PCI	PCI_AD<19>	24 28
	PCI_55S	PCI	PCI_AD<20>	24 28
	PCI_55S	PCI	PCI_AD<31..21>	24 28
	PCI_55S	PCI	PCI_PAR	24 28
	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 28
	PCI_55S	PCI	PCI_IRDY_L	24
	PCI_55S	PCI	PCI_DEVSEL_L	24
	PCI_55S	PCI	PCI_PERR_L	24
	PCI_55S	PCI	PCI_LOCK_L	24
	PCI_55S	PCI	PCI_SERR_L	24 28
	PCI_55S	PCI	PCI_STOP_L	24
	PCI_55S	PCI	PCI_TRDY_L	24
	PCI_55S	PCI	PCI_FRAME_L	24
	PCI_55S	PCI	PCI_FW_REQ_L	24
	PCI_55S	PCI	PCI_FW_GNT_L	24
	PCI_55S	PCI	PCI_REQ1_L	7 24
	PCI_55S	PCI	PCI_GNT1_L	7 24
	PCI_55S	PCI	PCI_REQ2_L	7 24
	PCI_55S	PCI	PCI_GNT2_L	7 24
	INT_PIRQA_I	PCI	INT_PIRQA_L	24
	INT_PIRQB_I	PCI	INT_PIRQB_L	24
	INT_PIRQC_I	PCI	INT_PIRQC_L	24
	INT_PIRQD_I	PCI	INT_PIRQD_L	24
	INT_PIRQA_L	PCI	INT_PIRQA_L	24
	INT_PIRQB_L	PCI	INT_PIRQB_L	24
	INT_PIRQC_L	PCI	INT_PIRQC_L	24
	INT_PIRQD_L	PCI	INT_PIRQD_L	24
	PCI_E_R2D	PCIE	PCIE_MINI_R2D_C_P	24 34
	PCI_E_R2D	PCIE	PCIE_MINI_R2D_C_N	24 34
	PCI_E_D2R	PCIE	PCIE_MINI_D2R_P	7 24 34
	PCI_E_D2R	PCIE	PCIE_MINI_D2R_N	7 24 34
	PCI_E_R2D	PCIE	PCIE_ENET_R2D_C_P	24 37
	PCI_E_R2D	PCIE	PCIE_ENET_R2D_C_N	24 37
	PCI_E_D2R	PCIE	PCIE_ENET_D2R_P	7 24 37
	PCI_E_D2R	PCIE	PCIE_ENET_D2R_N	7 24 37
	PCI_E_R2D	PCIE	PCIE_FW_R2D_C_P	40 42
	PCI_E_R2D	PCIE	PCIE_FW_R2D_C_N	40 42
	PCI_E_D2R	PCIE	PCIE_FW_D2R_P	7 40 42
	PCI_E_D2R	PCIE	PCIE_FW_D2R_N	7 40 42
	GLAN_COMP		GLAN_COMP	23
	CLINK_NB	CLINK_55S	CLINK_NB_CLK	7 16 25
	CLINK_NB	CLINK_55S	CLINK_NB_DATA	7 16 25
	CLINK_NB_RESET_L	CLINK_55S	CLINK_NB_RESET_L	16 25
	NB_CLINK_VREF	CLINK_12MIL	NB_CLINK_VREF	16
	SB_CLINK_VREF0	CLINK_12MIL	SB_CLINK_VREF0	25
	SB_CLINK_VREF1	CLINK_12MIL	SB_CLINK_VREF1	25
		D2R	PP1V9R2V5_ENET_PHY_AVDD	37 39
		D2R	PP1V9R2V5_S3_ENET_R	37 39
		ENET_MDI_TERM	ENET_MDI0	37
		ENET_MDI_TERM	ENET_MDI1	37
		ENET_MDI_TERM	ENET_MDI2	37
		ENET_MDI_TERM	ENET_MDI3	37
	ENET_MDI0	ENET_100D	ENET_MDI_P<0>	37 39
	ENET_MDI0	ENET_100D	ENET_MDI_N<0>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_P<1>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_N<1>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_P<2>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_N<2>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_P<3>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_N<3>	37 39

Preliminary

**SB Constraints (2 of 2)**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(10/02/2006)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHT 104 OF 118	

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_FSB_100D	*	100_OHM_DIFF
CLK_PCIE_100D	*	100_OHM_DIFF
CLK_MED_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	*	*	CLK_SPACING_0.6MM
CLK_PCIE	*	*	CLK_SPACING_0.5MM
CLK_MED	*	*	CLK_SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	29 30
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	29 30
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK_ITPEN	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE5_CLK_FCTSEL	29 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_48M_FSA	29 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_REF0_FSC	29 30
CK505_PCIE1	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	29 30
CK505_PCIE1	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	29 30
CK505_PCIE1	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	29 30
CK505_PCIE1	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	29 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	7 10 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	7 10 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	7 14 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	7 14 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	13 30 100
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	13 30 100
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	7 30 51
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	7 24 30
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	7 30 49
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	7 30 49
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTRL	7 25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	7 25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P	30 85
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N	30 85
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	7 24 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	7 24 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P	7 30 40
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N	7 30 40
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	7 23 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	7 23 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	7 16 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	7 16 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	30 34
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	30 34
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 30 37
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 30 37




Clock Constraints

SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	SHT	OF	
NONE	105	118	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

### FireWire Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FW_110D	*	110_OHM_DIFF
FW_110D	BGA_P1MM	110_OHM_DIFF_ESCAPE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FW_TP	*	*	SPACING_0.3MM

### FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_0_TPA	FW_110D	FW_TP	FW_PORT0_TPA_P 43
	FW_110D	FW_TP	FW_PORT0_TPA_N 43
FW_0_TPB	FW_110D	FW_TP	FW_PORT0_TPB_P 43
	FW_110D	FW_TP	FW_PORT0_TPB_N 43
FW_1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_N 43
FW_1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_N 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_N 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_N 43
Port 2 Not Used			

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL 52
SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA 52
SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL 52
SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA 52
SMBUS_SMC_O_S0_SCL	SMB_55G	SMB	SMBUS_SMC_O_S0_SCL 52
SMBUS_SMC_O_S0_SDA	SMB_55G	SMB	SMBUS_SMC_O_S0_SDA 52
SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL 52
SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA 52
SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL 52
SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA 52

Preliminary

### FireWire & SMC Constraints

SYNC\_MASTER=T9\_MLB

SYNC\_DATE=09/27/2006

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	900
PWR	*	=STANDARD	900

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PWR	*	PWR_P2MM
MEM_CMD	PWR	*	PWR_P2MM
MEM_CTRL	PWR	*	PWR_P2MM
MEM_DATA	PWR	*	PWR_P2MM
MEM_DQS	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	PWR	*	PWR_P2MM
DMI	PWR	*	PWR_P2MM
SATA	PWR	*	PWR_P2MM
USB	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	SPACING_0.4MM
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
SMS	*	*	SPACING_0.3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM
ENET_MDI	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_MED	PWR	*	GND_P2MM

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
TMDS_DATA	TMDS_100P	TMDS	TMDS DATA P<3..0>	85 94
TMDS_100N	TMDS	TMDS	TMDS DATA N<3..0>	85 94
TMDS_CLK	TMDS_100P	TMDS	TMDS CLK P	85 94
TMDS_100N	TMDS	TMDS	TMDS CLK N	85 94
TMDS_100P	TMDS	TMDS	TMDS CONN DP<3..0>	94
TMDS_100N	TMDS	TMDS	TMDS CONN DN<3..0>	94
TMDS_100P	TMDS	TMDS	TMDS CONN CLKP	94
TMDS_100N	TMDS	TMDS	TMDS CONN CLKN	94
(USB_EXT_A)	USB_80P	USB	USB PORT0 P	46
(USB_EXT_B)	USB_80P	USB	USB PORT0 N	46
(USB_EXT_C)	USB_80P	USB	USB PORT1 P	46
(USB_EXT_D)	USB_80P	USB	USB PORT1 N	46
(USB_EXT_E)	USB_80P	USB	USB PORT2 P	46
(USB_EXT_F)	USB_80P	USB	USB PORT2 N	46
(USB_EXT_G)	USB_80P	USB	USB C MIXED P	46
(USB_EXT_H)	USB_80P	USB	USB C MIXED N	46
(USB_CAMERA)	USB_80P	USB	USB CAMERA L P	47
(USB_CAMERA)	USB_80P	USB	USB CAMERA L N	47
(USB_IR)	USB_80P	USB	USB IR L P	47 58
(USB_IR)	USB_80P	USB	USB IR L N	47 58
LVDS_A_CLK	LVDS_100P	LVDS	LVDS L CLK P	85 90
LVDS_A_CLK	LVDS_100P	LVDS	LVDS L CLK N	85 90
LVDS_A_DATA	LVDS_100P	LVDS	LVDS L DATA P<3..0>	85 90
LVDS_A_DATA	LVDS_100P	LVDS	LVDS L DATA N<3..0>	85 90
LVDS_B_CLK	LVDS_100P	LVDS	LVDS U CLK P	85 90
LVDS_B_CLK	LVDS_100P	LVDS	LVDS U CLK N	85 90
LVDS_B_DATA	LVDS_100P	LVDS	LVDS U DATA P<3..0>	85 90
LVDS_B_DATA	LVDS_100P	LVDS	LVDS U DATA N<3..0>	85 90
PCIE_100P	PCIE	PCIE	PCIE FW R2D N	7 40
PCIE_100P	PCIE	PCIE	PCIE FW R2D P	7 40
PCIE_100P	PCIE	PCIE	PCIE FW D2R C N	40
PCIE_100P	PCIE	PCIE	PCIE FW D2R C P	40
PCIE_100P	PCIE	PCIE	PCIE ENET R2D P	7 37
PCIE_100P	PCIE	PCIE	PCIE ENET R2D N	7 37
PCIE_100P	PCIE	PCIE	PCIE ENET D2R C P	37
PCIE_100P	PCIE	PCIE	PCIE ENET D2R C N	37
PCIE_100P	PCIE	PCIE	PCIE MINI R2D N	14
PCIE_100P	PCIE	PCIE	PCIE MINI R2D P	14
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<0>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<0>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<1>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<1>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<2>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<2>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T P<3>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET MDI T N<3>	39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<0>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<0>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<1>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<1>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<2>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<2>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R P<3>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET MDI R N<3>	
CRT_50S	CRT	CRT	GPU_TV_COMP	85 91
CRT_50S	CRT	CRT	GPU_TV_C	85 91
CRT_50S	CRT	CRT	GPU_TV_Y	85 91
CRT_50S	CRT	CRT	GPU_RED	85 91
CRT_50S	CRT	CRT	GPU_GRN	85 91
CRT_50S	CRT	CRT	GPU_BLU	85 91
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_H2SYNC	85 91
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_V2SYNC	85 91
CRT_SYNC	CRT_55S	CRT_SYNC	VGA_HSYNC	91 94
CRT_SYNC	CRT_55S	CRT_SYNC	VGA_VSYNC	91 94
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_HSYNC	
(CRT_SYNC)	CRT_55S	CRT_SYNC	GPU_BUF_VSYNC	
CRT_50S	CRT	CRT	VIDEO_MUX_RED	91
CRT_50S	CRT	CRT	VIDEO_MUX_GRN	91
CRT_50S	CRT	CRT	VIDEO_MUX_BLU	91
CRT_55S	CRT	CRT	VGA_RED	91 94
CRT_55S	CRT	CRT	VGA_GRN	91 94
CRT_55S	CRT	CRT	VGA_BLU	91 94
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_N	55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	ODD_THRMD_N	55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_P	10 55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_THRMD_N	10 55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N	55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	CPU_HSK_THRMD_N	55

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IMVP6	SWITCHNODE		IMVP6 PHASE1	71
IMVP6	SWITCHNODE		IMVP6 PHASE2	71
IMVP6	SWITCHNODE		IMVP6 PHASE3	72
IMVP6	SWITCHNODE		1V05REG_SWITCHNODE	73
IMVP6	SWITCHNODE		1V55REG_SWITCHNODE	73
IMVP6	SWITCHNODE		MCH_CORES0_SWITCHNODE	74
IMVP6	SWITCHNODE		1V25REG_SWITCHNODE	74
IMVP6	SWITCHNODE		1V8S3 PHASE	75
IMVP6	SWITCHNODE		5V55 SW	76
IMVP6	SWITCHNODE		3V3S3 SW	76
IMVP6	SWITCHNODE		P3V3S5 SW	77
IMVP6	SWITCHNODE		P2V5S0 SW	77
SMS	SMS		SMS X AXIS	48
SMS	SMS		SMS Y AXIS	48
SMS	SMS		SMS Z AXIS	48

M72/M78 SPECIFIC CONSTRAINTS

SYNC\_MASTER=T9\_MLB SYNC\_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	33
SCALE	NONE	SHT	108 OF 118

8

7

6

5

4

3

2

1

M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27F4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_MRD	*	BGA_P1MM	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPACING_0.15MM	*	0.15 MM	?
SPACING_0.18MM	*	0.18 MM	?
SPACING_0.2MM	*	0.2 MM	?
SPACING_0.25MM	*	0.25 MM	?
SPACING_0.3MM	*	0.3 MM	?
SPACING_0.4MM	*	0.4 MM	?
SPACING_0.5MM	*	0.5 MM	?
SPACING_0.6MM	*	0.6 MM	?
SWITCHNODE	*	0.6 MM	1000
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
CLK_SPACING_0.5MM	TOP, BOTTOM	0.2 MM	?
CLK_SPACING_0.6MM	TOP, BOTTOM	0.2 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF_ESCAPE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF_ESCAPE	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.250 MM	0.250 MM
110_OHM_DIFF_ESCAPE	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.15 MM	0.15 MM			
50_OHM_SE	*	Y	0.120 MM	0.120 MM	=STANDARD	=STANDARD	=STANDARD

<b>M72/M78 RULE DEFINITIONS</b>			
SYNC_MASTER=T9_MLB		SYNC_DATE=09/27/2006	
<b>NOTICE OF PROPRIETARY PROPERTY</b>			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 33
	SCALE NONE	SHT 109	OF 118



8	7	6	5	4	3	2	1
D	C	B	A	A	B	C	D
8	7	6	5	4	3	2	1
A	B	C	D	A	B	C	D





8	7	6	5	4	3	2	1
D					C		
B					A		
8	7	6	5	4	3	2	1
8	7	6	5	4	3	2	1



8	7	6	5	4	3	2	1
<p>Title: Cref Part Report  Design: m78  Date: May 7 18:11:37 2007</p>		<p>C2171 CAP_402-1 m78(21D4)  C2173 CAP_P_SM-CASE-C1 m78(21C4)  C2174 CAP_603 m78(21C4)  C2177 CAP_603 m78(21C4)  C2180 CAP_402 m78(21D2)  C2181 CAP_805 m78(21D2)  C2182 CAP_402 m78(21D2)  C2183 CAP_805 m78(21C3)  C2184 CAP_402 m78(21C2)  C2190 CAP_603 m78(21B4)  C2191 CAP_402 m78(21B3)  C2192 CAP_402 m78(21B3)  C2195 CAP_603 m78(21A4)  C2196 CAP_805 m78(21A3)  C2197 CAP_402 m78(21A3)  C2200 CAP_402 m78(22B2)  C2201 FILTER_3P_A_NFM18 m78(22B2)  C2213 CAP_603 m78(22B2)  C2500 CAP_402 m78(25C2)  C2501 CAP_402 m78(25B2)  C2600 CAP_402 m78(26A3)  C2601 CAP_402 m78(26A3)  C2700 CAP_P_SM-CASE-C1 m78(27C7)  C2701 CAP_402 m78(27A6)  C2702 CAP_402 m78(27B1)  C2703 CAP_402 m78(27C8)  C2704 CAP_402 m78(27D8)  C2705 CAP_805 m78(27C7)  C2706 CAP_805 m78(27C7)  C2707 CAP_603 m78(27C7)  C2708 CAP_603 m78(27A6)  C2711 CAP_402 m78(27D1)  C2712 CAP_402 m78(27C1)  C2714 CAP_402 m78(27D1)  C2715 CAP_402 m78(27C1)  C2717 CAP_402 m78(27A6)  C2718 CAP_402 m78(27B1)  C2719 CAP_402 m78(27D3)  C2721 CAP_402 m78(27B3)  C2722 CAP_402 m78(27B1)  C2723 CAP_402 m78(27B1)  C2724 CAP_603 m78(27B1)  C2725 CAP_402 m78(27D3)  C2726 CAP_402 m78(27C3)  C2727 CAP_402 m78(27C3)  C2728 CAP_402 m78(27C3)  C2729 CAP_402 m78(27D5)  C2730 CAP_402 m78(27D5)  C2731 CAP_402 m78(27D5)  C2732 CAP_603 m78(27B7)  C2733 CAP_603 m78(27C5)  C2734 CAP_402 m78(27D5)  C2735 CAP_603 m78(27A6)  C2736 CAP_603 m78(27B7)  C2737 CAP_402 m78(27C3)  C2738 CAP_402 m78(27C3)  C2739 CAP_805 m78(27C1)  C2741 CAP_402 m78(27B3)  C2805 CAP_402 m78(28D5)  C2808 CAP_402 m78(28C6)  C2809 CAP_402 m78(28C6)  C2810 CAP_402 m78(28D6)  C2811 CAP_402 m78(28A7)  C2900 CAP_402 m78(29D7)  C2901 CAP_603 m78(29D6)  C2902 CAP_402 m78(29D6)  C2903 CAP_402 m78(29D5)  C2904 CAP_402 m78(29D5)  C2905 CAP_402 m78(29D5)  C2906 CAP_402 m78(29D5)  C2907 CAP_603 m78(29C5)  C2908 CAP_402 m78(29C5)  C2909 CAP_402 m78(29D4)  C2910 CAP_603 m78(29D3)  C2911 CAP_402 m78(29D2)  C2912 CAP_402 m78(29D4)  C2913 CAP_402 m78(29D3)  C2914 CAP_603 m78(29D3)  C2915 CAP_402 m78(29C4)  C2916 CAP_603 m78(29C3)  C2989 CAP_402 m78(29C6)  C2990 CAP_402 m78(29C6)  C3100 CAP_603 m78(31B2)  C3101 CAP_603 m78(31B2)  C3110 CAP_402 m78(31B2)  C3111 CAP_402 m78(31A5)  C3112 CAP_402 m78(31B1)  C3113 CAP_402 m78(31B1)  C3114 CAP_402 m78(31B2)  C3115 CAP_402 m78(31B2)  C3116 CAP_402 m78(31B1)  C3117 CAP_402 m78(31B1)  C3118 CAP_402 m78(31B2)  C3119 CAP_402 m78(31B2)  C3120 CAP_402 m78(31B1)  C3121 CAP_402 m78(31B1)  C3122 CAP_402 m78(31A1)  C3123 CAP_402 m78(31A1)  C3130 CAP_603 m78(31D6)  C3131 CAP_402 m78(31D6)  C3140 CAP_603 m78(31A7)  C3141 CAP_402 m78(31A6)  C3200 CAP_603 m78(32B2)  C3201 CAP_603 m78(32B2)  C3210 CAP_402 m78(32B2)  C3211 CAP_402 m78(32B2)  C3212 CAP_402 m78(32B1)  C3213 CAP_402 m78(32B1)  C3214 CAP_402 m78(32B2)  C3215 CAP_402 m78(32B2)  C3216 CAP_402 m78(32B1)  C3217 CAP_402 m78(32B1)  C3218 CAP_402 m78(32B2)  C3219 CAP_402 m78(32B2)  C3220 CAP_402 m78(32B1)  C3221 CAP_402 m78(32B1)  C3222 CAP_402 m78(32A1)  C3223 CAP_402 m78(32A1)  C3230 CAP_603 m78(32D6)  C3231 CAP_402 m78(32D6)  C3240 CAP_603 m78(32A6)  C3241 CAP_402 m78(32A7)  C3300 CAP_402 m78(33D4)  C3302 CAP_402 m78(33D4)</p>	<p>C3305 CAP_402 m78(33D4)  C3307 CAP_402 m78(33D4)  C3310 CAP_402 m78(33C4)  C3312 CAP_402 m78(33C4)  C3330 CAP_402 m78(33C4)  C3332 CAP_402 m78(33C4)  C3334 CAP_402 m78(33C4)  C3336 CAP_402 m78(33C4)  C3338 CAP_402 m78(33C4)  C3340 CAP_402 m78(33C4)  C3342 CAP_402 m78(33B4)  C3344 CAP_402 m78(33B4)  C3346 CAP_402 m78(33B4)  C3348 CAP_402 m78(33B4)  C3350 CAP_402 m78(33B4)  C3352 CAP_402 m78(33B4)  C3354 CAP_402 m78(33B4)  C3356 CAP_402 m78(33B4)  C3358 CAP_402 m78(33A4)  C3360 CAP_402 m78(33A4)  C3362 CAP_402 m78(33A4)  C3364 CAP_402 m78(33A4)  C3366 CAP_402 m78(33A4)  C3368 CAP_402 m78(33A4)  C3370 CAP_402 m78(33A4)  C3400 CAP_402 m78(34C3)  C3401 CAP_603 m78(34C3)  C3410 CAP_402 m78(34C3)  C3420 CAP_402 m78(34C3)  C3421 CAP_603 m78(34C3)  C3430 CAP_402 m78(34B7)  C3431 CAP_402 m78(34B7)  C3700 CAP_603 m78(37D6)  C3701 CAP_402 m78(37D6)  C3702 CAP_402 m78(37D5)  C3703 CAP_402 m78(37D5)  C3704 CAP_402 m78(37D5)  C3705 CAP_402 m78(37D4)  C3706 CAP_402 m78(37D4)  C3707 CAP_402 m78(37D4)  C3708 CAP_402 m78(37D3)  C3710 CAP_603 m78(37D6)  C3711 CAP_402 m78(37D6)  C3712 CAP_402 m78(37D5)  C3713 CAP_402 m78(37D5)  C3714 CAP_402 m78(37D5)  C3715 CAP_402 m78(37B4)  C3720 CAP_603 m78(37C5)  C3721 CAP_402 m78(37C5)  C3722 CAP_402 m78(37C5)  C3723 CAP_402 m78(37C4)  C3724 CAP_402 m78(37C4)  C3730 CAP_402 m78(37C7)  C3731 CAP_402 m78(37B7)  C3735 CAP_402 m78(37C5)  C3736 CAP_402 m78(37C5)  C3740 CAP_402 m78(37B7)  C3742 CAP_402 m78(37B6)  C3744 CAP_402 m78(37B6)  C3746 CAP_402 m78(37B5)  C3750 CAP_402 m78(37B5)  C3751 CAP_402 m78(37B5)  C3780 CAP_402 m78(37B2)  C3800 CAP_805-1 m78(38C8)  C3801 CAP_402 m78(38C7)  C3802 CAP_805-1 m78(38C7)  C3803 CAP_603 m78(38C7)  C3804 CAP_402 m78(38C6)  C3805 CAP_603 m78(38C5)  C3806 CAP_402 m78(38C5)  C3807 CAP_805-1 m78(38C5)  C3810 CAP_805-1 m78(38B6)  C3811 CAP_402 m78(38B6)  C3812 CAP_805-1 m78(38B6)  C3813 CAP_603 m78(38B5)  C3814 CAP_402 m78(38B5)  C3815 CAP_603 m78(38A4)  C3816 CAP_402 m78(38A4)  C3817 CAP_805-1 m78(38A4)  C3890 CAP_402 m78(38C2)  C3891 CAP_402 m78(38C2)  C3900 CAP_402 m78(39D7)  C3901 CAP_402 m78(39D7)  C3902 CAP_402 m78(39D6)  C3903 CAP_402 m78(39D6)  C3910 CAP_1808 m78(39A1)  C4000 CAP_402 m78(40B7)  C4001 CAP_402 m78(40B7)  C4010 CAP_402 m78(40C2)  C4011 CAP_402 m78(40C2)  C4020 CAP_402 m78(40C3)  C4021 CAP_402 m78(40C3)  C4090 CAP_402 m78(40B6)  C4200 CAP_402-LF m78(42C7)  C4201 CAP_402-LF m78(42C7)  C4210 CAP_402 m78(42C5)  C4211 CAP_402 m78(42C5)  C4212 CAP_805-1 m78(42C5)  C4213 CAP_805-1 m78(42C5)  C4230 CAP_402 m78(42A5)  C4231 CAP_402 m78(42A5)  C4240 CAP_402 m78(42A7)  C4241 CAP_402 m78(42A7)  C4242 CAP_402 m78(42A7)  C4250 CAP_402 m78(42B7)  C4251 CAP_402 m78(42B7)  C4252 CAP_402 m78(42B7)  C4253 CAP_402 m78(42B6)  C4254 CAP_402 m78(42B6)  C4260 CAP_402 m78(42B7)  C4261 CAP_402 m78(42B7)  C4262 CAP_402 m78(42B7)  C4263 CAP_402 m78(42B6)  C4264 CAP_402 m78(42B6)  C4265 CAP_402 m78(42B6)  C4266 CAP_402 m78(42B6)  C4280 CAP_402 m78(42A6)  C4281 CAP_402 m78(42A6)  C4290 CAP_402 m78(42B5)  C4291 CAP_402 m78(42B5)  C4300 CAP_603-1 m78(43D3)  C4301 CAP_603-1 m78(43B3)  C4310 CAP_402 m78(43D4)  C4311 CAP_402 m78(43D4)</p>	<p>C4312 CAP_402 m78(43C4)  C4313 CAP_402 m78(43C4)  C4320 CAP_402 m78(43B5)  C4321 CAP_402 m78(43B5)  C4322 CAP_402 m78(43A5)  C4323 CAP_402 m78(43A5)  C4332 CAP_402 m78(43C2)  C4335 CAP_603-1 m78(43C2)  C4338 CAP_402 m78(43C7)  C4354 CAP_402 m78(43B7)  C4360 CAP_402 m78(43D7)  C4364 CAP_402 m78(43B7)  C4404 CAP_402 m78(44B6)  C4405 CAP_402 m78(44B4)  C4406 CAP_805 m78(44B4)  C4510 CAP_402 m78(45D6)  C4511 CAP_402 m78(45D6)  C4515 CAP_402 m78(45C6)  C4516 CAP_402 m78(45C6)  C4600 CAP_P_CASE-D2-LF m78(46C8)  C4601 CAP_402 m78(46C8)  C4602 CAP_402 m78(46C7)  C4603 CAP_402 m78(46C7)  C4604 CAP_402 m78(46D8)  C4605 CAP_402 m78(46D7)  C4613 CAP_402 m78(46D2)  C4623 CAP_402 m78(46C5)  C4633 CAP_402 m78(46A5)  C4650 CAP_402 m78(46D5)  C4700 CAP_805-1 m78(47D7)  C4701 CAP_402 m78(47D6)  C4720 CAP_805-1 m78(47D3)  C4721 CAP_402 m78(47D3)  C4902 CAP_805 m78(49D4)  C4903 CAP_402 m78(49D4)  C4904 CAP_402 m78(49D3)  C4905 CAP_402 m78(49D2)  C4906 CAP_402 m78(49D3)  C4907 CAP_402 m78(49D2)  C4920 CAP_402 m78(49C3)  C5000 CAP_402 m78(50D7)  C5001 CAP_402 m78(50D7)  C5010 CAP_402 m78(50C6)  C5020 CAP_402 m78(50C7)  C5021 CAP_402 m78(50C7)  C5050 CAP_402 m78(50B6)  C5051 CAP_402 m78(50A4)  C5052 CAP_603 m78(50A4)  C5065 CAP_402 m78(50B8)  C5066 CAP_603 m78(50B7)  C5067 CAP_402 m78(50B7)  C5309 CAP_402 m78(53D6)  C5358 CAP_402 m78(53C2)  C5359 CAP_402 m78(53D3)  C5370 CAP_402 m78(53C7)  C5500 CAP_402 m78(55C7)  C5501 CAP_402 m78(55A2)  C5502 CAP_805-1 m78(55B4)  C5503 CAP_402 m78(55B4)  C5510 CAP_402 m78(55A7)  C5511 CAP_402 m78(55A6)  C5550 CAP_402 m78(55B7)  C5551 CAP_402 m78(55B6)  C5570 CAP_402 m78(55D3)  C5580 CAP_402 m78(55C4)  C5601 CAP_805 m78(56D5)  C5602 CAP_P_6_3X5.5SM1 m78(56C4)  C5603 CAP_805 m78(56B5)  C5605 CAP_P_6_3X5.5SM1 m78(56B3)  C5660 CAP_402 m78(56C5)  C5701 CAP_805 m78(57C5)  C5702 CAP_P_6_3X5.5SM1 m78(57C3)  C5880 CAP_402 m78(58C5)  C5881 CAP_402 m78(58D5)  C6100 CAP_402 m78(61C4)  C7000 CAP_402 m78(70C6)  C7001 CAP_402 m78(70C6)  C7002 CAP_402 m78(70C6)  C7003 CAP_402 m78(70C6)  C7010 CAP_603 m78(70D6)  C7052 CAP_402 m78(70D2)  C7056 CAP_402 m78(70D1)  C7060 CAP_402 m78(70A5)  C7061 CAP_402 m78(70B5)  C7062 CAP_402 m78(70B5)  C7090 CAP_402 m78(71C4)  C7100 CAP_402 m78(71C4)  C7101 CAP_1206-1 m78(71D1)  C7102 CAP_402 m78(71B4)  C7103 CAP_402 m78(71C2)  C7104 CAP_402 m78(71B2)  C7105 CAP_402 m78(71C8)  C7106 CAP_402 m78(71B8)  C7107 CAP_402 m78(71B7)  C7108 CAP_1206-1 m78(71D1)  C7109 CAP_P_TH m78(71D5)  C7110 CAP_402 m78(71C7)  C7111 CAP_402 m78(71B2)  C7112 CAP_402 m78(71C2)  C7113 CAP_402 m78(71B7)  C7114 CAP_402 m78(71B8)  C7115 CAP_603 m78(71D4)  C7116 CAP_402 m78(71B4)  C7121 CAP_402 m78(71A5)  C7122 CAP_603-1 m78(71D6)  C7127 CAP_603 m78(71C4)  C7128 CAP_402 m78(71B4)  C7129 CAP_402 m78(71B5)  C7130 CAP_402 m78(71D6)  C7131 CAP_402 m78(71B5)  C7132 CAP_402 m78(71A5)  C7133 CAP_402 m78(71A5)  C7134 CAP_402 m78(71B5)  C7135 CAP_603 m78(71D4)  C7136 CAP_603 m78(71D4)  C7150 CAP_1206-1 m78(71D4)  C7152 CAP_1206-1 m78(71D4)  C7154 CAP_P_TH m78(71D2)  C7155 CAP_1206-1 m78(71D1)  C7156 CAP_1206-1 m78(71D4)  C7190 CAP_402 m78(71C3)  C7192 CAP_402 m78(71B3)  C7196 CAP_402 m78(71D6)  C7200 CAP_402 m78(72C4)</p>			



	8	7	6	5	4	3	2	1																	
D	PP1442	PROBEPOINT_SM	m78[7C6]		R1691	RES_402	m78[16A3]	R3030	RES_402	m78[30A4]															
	PP1443	PROBEPOINT_SM	m78[7C6]	Q5702	TRA_2N7002_SOT23-LF	m78[57C5]	R2141	RES_603	m78[21B7]	R3032	RES_402	m78[30C7]													
	PP1444	PROBEPOINT_SM	m78[7B6]	Q7006	TRA_DUAL_SSM6N15FR_S	m78[70A7 70B6]	R2145	RES_603	m78[21B7]	R3033	RES_402	m78[30C7]													
	PP1445	PROBEPOINT_SM	m78[7B6]		Q7007	TRA_DUAL_SSM6N15FR_S	m78[70A6 70B6]	R2150	RES_603	m78[21A7]	R3034	RES_402	m78[30A7]												
	PP1446	PROBEPOINT_SM	m78[7B6]			Q7100	TRA_MOSFET_NCHN_SP1	m78[71D3]	R2170	RES_603	m78[21D4]	R3035	RES_402	m78[30A7]											
C	PP1447	PROBEPOINT_SM	m78[7B6]				Q7101	TRA_MOSFET_NCHN_SP1	m78[71D3]	R2183	RES_402	m78[21C2]	R3046	RES_402	m78[30C1]										
	PP1448	PROBEPOINT_SM	m78[7B6]						Q7102	TRA_MOSFET_NCHN_SP1	m78[71C3]	R2185	RES_402	m78[21C3]	R3047	RES_402	m78[30C1]								
	PP1449	PROBEPOINT_SM	m78[7B6]							Q7103	TRA_MOSFET_NCHN_SP1	m78[71B3]	R2186	RES_402	m78[21B3]	R3050	RES_402	m78[30D1]							
	PP1450	PROBEPOINT_SM	m78[7B6]									Q7104	TRA_MOSFET_NCHN_SP1	m78[71C3]	R2190	RES_402	m78[21B3]	R3051	RES_402	m78[30D1]					
	PP1451	PROBEPOINT_SM	m78[7B6]											Q7105	TRA_MOSFET_NCHN_SP1	m78[71B3]	R2195	RES_402	m78[21A3]	R3052	RES_402	m78[30D1]			
B	PP1452	PROBEPOINT_SM	m78[7B6]												Q7200	TRA_MOSFET_NCHN_SP1	m78[72C4]	R2200	RES_402	m78[22B2]	R3053	RES_402	m78[30C1]		
	PP1453	PROBEPOINT_SM	m78[7B6]														Q7201	TRA_MOSFET_NCHN_SP1	m78[72C4]	R2201	RES_402	m78[22A2]	R3054	RES_402	m78[30C1]
	PP1454	PROBEPOINT_SM	m78[7B6]																Q7202	RES_402	m78[22B2]	R3055	RES_402	m78[30C1]	
	PP1455	PROBEPOINT_SM	m78[7B6]																	R2203	RES_402	m78[22A2]	R3056	RES_402	m78[30C1]
	PP1456	PROBEPOINT_SM	m78[7B6]																	R2205	RES_402	m78[22B2]	R3067	RES_402	m78[30D7]
A	PP1457	PROBEPOINT_SM	m78[7B6]																	R2300	RES_402	m78[23D7]	R3080	RES_402	m78[30C7]
	PP1458	PROBEPOINT_SM	m78[7B6]																	R2301	RES_402	m78[23D7]	R3081	RES_402	m78[30C7]
	PP1459	PROBEPOINT_SM	m78[7B6]																	R2302	RES_402	m78[23D6]	R3082	RES_402	m78[30C7]
	PP1460	PROBEPOINT_SM	m78[7B6]																	R2303	RES_402	m78[23D7]	R3083	RES_402	m78[30C7]
	PP1461	PROBEPOINT_SM	m78[7B6]																	R2304	RES_402	m78[23C3]	R3084	RES_402	m78[30B7]

