


1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
E		408395	PRODUCTION RELEASED	11/02/05	?

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table Of Contents	N/A	N/A
2	2	Board Information	N/A	N/A
3	3	System Block Diagram	MARIAS	08/24/2005
4	4	Power Block Diagram	MARIAS	08/24/2005
5	5	Revision History	N/A	N/A
6	6	Q41C Pin Swaps	N/A	N/A
7	7	Functional Test Points	MARIAS	08/24/2005
8	8	I2C Connections	MARIAS	08/24/2005
9	9	JTAG Connections	MARIAS	08/24/2005
10	10	Power Synonyms	MARIAS	08/24/2005
11	11	Signal Synonyms	MARIAS	08/24/2005
12	12	Power Inputs	MARIAS	08/24/2005
13	13	Battery Charger	MARIAS	08/24/2005
14	14	12.8V PBUS/PMU Supplies	MARIAS	08/24/2005
15	15	5V/3.3V Supplies	MARIAS	08/24/2005
16	16	1.8V/1.5V Supplies	MARIAS	08/24/2005
17	17	2.5V Supply	MARIAS	08/24/2005
18	19	Vesta Power & Misc	MARIAS	08/24/2005
19	21	I2 Power	MARIAS	08/24/2005
20	22	I2 Power Supplies	MARIAS	08/24/2005
21	23	I2 Supplemental	MARIAS	08/24/2005
22	24	I2 Miscellaneous	MARIAS	08/24/2005
23	25	PCI Clock Buffer	MARIAS	08/24/2005
24	26	LEDs/Reset/Debug	MARIAS	08/24/2005
25	27	Power Management Unit (PMU05)	MARIAS	08/24/2005
26	29	Power Sequencing	MARIAS	08/24/2005
27	30	Fan Controller	MARIAS	08/24/2005
28	31	ALS Support	MARIAS	08/24/2005
29	32	Sudden Motion Sensor	MARIAS	08/24/2005
30	33	Q41C Internal I/O I	N/A	N/A
31	34	Q41C Internal I/O II	N/A	N/A
32	35	I2 Processor Interface	MARIAS	08/24/2005
33	36	A8 MaxBus (CPU0)	MARIAS	08/24/2005
34	37	A8 Configuration Straps	MARIAS	08/24/2005
35	38	A8 Power (CPU0)	MARIAS	08/24/2005
36	39	CPU VCore Supply	MARIAS	08/24/2005
37	46	CPU AVDD Supply	MARIAS	08/24/2005
38	47	I2 Memory Interface	MARIAS	08/24/2005
39	48	Memory Series Termination	MARIAS-NDIFF	N/A
40	50	DDR2 SO-DIMM Slot A	MARIAS-MDIFF	N/A

PDF	CSA	CONTENTS	SYNC MASTER	DATE
41	52	DDR2 SO-DIMM Slot B	MARIAS-MDIFF	N/A
42	55	M11 Frame Buffer Constraints	MARIAS	08/24/2005
43	56	I2 AGP Interface	MARIAS	08/24/2005
44	57	GPU (M11) AGP Interface	MARIAS	08/24/2005
45	58	GPU VCore Supply	MARIAS	08/24/2005
46	59	GPU (M11) Core Power	MARIAS	08/24/2005
47	60	GPU (M11) I/O Power	MARIAS	08/24/2005
48	61	GPU (M11) Frame Buffer I/F	MARIAS	08/24/2005
49	62	GPU Frame Buffer A	MARIAS	08/24/2005
50	63	GPU Frame Buffer B	MARIAS	08/24/2005
51	64	GPU (M11) GPIOs/Straps	MARIAS	08/24/2005
52	65	GPU (M11) Clocks/Misc	MARIAS	08/24/2005
53	66	GPU (M11) DVI/DAC Outputs	MARIAS	08/24/2005
54	67	Lower TMDS Transmitter	MARIAS	08/24/2005
55	68	Upper TMDS Transmitter	MARIAS	08/24/2005
56	69	Internal Display Conns	MARIAS	08/24/2005
57	70	External Display Conns	MARIAS-PDIFF	06/02/2005
58	71	BootROM	MARIAS	08/24/2005
59	72	I2 PCI Interface	MARIAS	08/24/2005
60	73	Q85 AIRPORT/BT CONN	MARIAS-MDIFF	N/A
61	74	Cardbus	MARIAS	08/24/2005
62	75	NEC USB2	MARIAS	08/24/2005
63	81	I2 UATA Interface	MARIAS	08/24/2005
64	82	HDD/ODD Connectors	MARIAS-PDIFF	06/02/2005
65	84	I2 Ethernet Interface	MARIAS	08/24/2005
66	85	Vesta Ethernet PHY	MARIAS	08/24/2005
67	86	Ethernet Connector	N/A	N/A
68	88	I2 FireWire Interface	MARIAS	08/24/2005
69	89	Vesta FireWire PHY	MARIAS	08/24/2005
70	90	FireWire Ports	MARIAS-PDIFF	06/02/2005
71	91	FireWire Series Term	MARIAS	08/24/2005
72	92	I2 USB Interface	MARIAS	08/24/2005
73	93	NEC USB2 Interface	MARIAS	08/24/2005
74	100	Audio Board Connector	N/A	N/A
75	110	Spacing & Physical Constraints	MARIAS	08/24/2005
76	111	Spacing & Physical Constraints 2	MARIAS	08/24/2005
77	112	Cross Reference Page		
78	113	Cross Reference Page		
79	114	Cross Reference Page		
80	115	Cross Reference Page		

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-6839	1	SCHEM,BOZEMAN,Q41C	SCH1		
820-1810	1	PCBF,BOZEMAN,Q41C	PCB1	CRITICAL	
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:SYV]	CRITICAL	EEE_SYV
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:TML]	CRITICAL	EEE_TML
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:USH]	CRITICAL	EEE_USH
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:USJ]	CRITICAL	EEE_USJ

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTER	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
 THIRD ANGLE PROJECTION		DRAWING NUMBER		051-6839	REV. E
SHT 1 OF 115					

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

Design-Specific Rules

TABLE_SPACING_RULE	STANDARD	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT
BGA_P1MM	10	*	0.10 MM	1.25 MM	0.1 MM	12.5 MM
BGA_P2MM	20	*	0.20 MM	1.25 MM	0.1 MM	12.5 MM
DEFAULT	*	0.1 MM	2.5 MM	0.15 MM	10.0 MM	15.0 MM

TABLE_SPACING_ASSIGNMENT

TABLE_SPACING_ASSIGNMENT	*	1MM	BGA_P1MM
AGP_STB	*	1MM	BGA_P2MM
CLOCK	*	1MM	BGA_P2MM
RAM_DIFF	*	1MM	BGA_P2MM

TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE	STANDARD	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT
DEFAULT	*	Y	0.100 MM	0.100 mm	1.25 MM

"1MM" area defined around BGAs to reduce DRCs caused by fan-out.

"BGA_P2MM" rule ensures these critical signals do not fan-out routed next to any other signals.

Layer-specific rules for 90-ohm differential impedance

TABLE_SPACING_RULE	90_OHM_DIFF	TOP,BOTTOM	2.5 MM	0.200 MM	2.5 MM	1.0 MM
TABLE_SPACING_RULE	90_OHM_DIFF	*	2.5 MM	0.200 MM	2.5 MM	1.0 MM

TABLE_PHYSICAL_RULE	90_OHM_DIFF	TOP,BOTTOM	Y	0.118 MM	0.1 MM	5 MM
TABLE_PHYSICAL_RULE	90_OHM_DIFF	*	Y	0.125 MM	0.1 MM	5 MM

Layer-specific rules for 100-ohm differential impedance

TABLE_SPACING_RULE	100_OHM_DIFF	TOP,BOTTOM	2.5 MM	0.200 MM	2.5 MM	1.0 MM
TABLE_SPACING_RULE	100_OHM_DIFF	*	2.5 MM	0.200 MM	2.5 MM	1.0 MM

TABLE_PHYSICAL_RULE	100_OHM_DIFF	TOP,BOTTOM	Y	0.092 MM	0.1 MM	5 MM
TABLE_PHYSICAL_RULE	100_OHM_DIFF	*	Y	0.100 MM	0.1 MM	5 MM

Layer-specific rules for 110-ohm differential impedance

TABLE_SPACING_RULE	110_OHM_DIFF	TOP,BOTTOM	2.5 MM	0.330 MM	2.5 MM	1.0 MM
TABLE_SPACING_RULE	110_OHM_DIFF	*	2.5 MM	0.300 MM	2.5 MM	1.0 MM

TABLE_PHYSICAL_RULE	110_OHM_DIFF	TOP,BOTTOM	Y	0.080 MM	0.1 MM	5 MM
TABLE_PHYSICAL_RULE	110_OHM_DIFF	*	Y	0.085 MM	0.1 MM	5 MM

Portable-specific Override Rules


TABLE_SPACING_RULE	AGP	201	*	0.2 MM
TABLE_SPACING_RULE	AGP_STB	251	*	0.25 MM
TABLE_SPACING_RULE	VGA	151	*	0.15 MM
TABLE_SPACING_RULE	TV	151	*	0.15 MM

TABLE_PHYSICAL_RULE	VGA	*	=60_OHM_SE	=60_OHM_SE	=60_OHM_SE	=60_OHM_SE
TABLE_PHYSICAL_RULE	TV	*	=60_OHM_SE	=60_OHM_SE	=60_OHM_SE	=60_OHM_SE

BOM OPTIONS

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7017	PCBA,MLB,BESTMHZ,BOZEMAN,VRAM_S,Q41C	COMMON,ALTERNATE,EEE_SVV,GPU_LF,VRAM_SAMSUNG,gQ41C,gCommon
630-7186	PCBA,MLB,BESTMHZ,BOZEMAN,VRAM_H,Q41C	COMMON,ALTERNATE,EEE_TML,GPU_LF,VRAM_HYNIX,gQ41C,gCommon
630-7443	PCBA,MLB,BESTMHZ,GPU_EUT,VRAM_S,PB17	COMMON,ALTERNATE,EEE_USH,GPU_EUTECTIC,VRAM_SAMSUNG,gQ41C,gCommon
630-7444	PCBA,MLB,BESTMHZ,GPU_EUT,VRAM_H,PB17	COMMON,ALTERNATE,EEE_USJ,GPU_EUTECTIC,VRAM_HYNIX,gQ41C,gCommon

BOM GROUP	BOM OPTIONS
gCommon	5V_HD_LOGIC, BACKUP_BATT, CPU_A7PM, I2_FW_BETA, I2_MAXBUS_50OHM, MAXBUS_1V8, gCommon1
gCommon1	MMM_ACCEL_KIONIX, GPU_PWRPLAY, GPU_SS, GPU_LVDDR_2V8, GPU_MEMIO_1V8, gCommon2
gCommon2	I2_REV1_NOT, I2_MAXBUS_FBCLK_MATCHED, I2_AGP_FBCLK_MATCHED, I2_PCI_FBCLK_MATCHED, gCommon3
gCommon3	CPU_VCORE_2STATES, I2_MAXBUS_166MHZ, CPU0_BUSRATIO_10.0X, I2VCORE_1V5, I2VCORE_BURST, gCommon4
gCommon4	VESTA_PORT2_DISABLE, DVO_1V8, TMDS_DUAL, VCORE_OFFSET, VCORE_OFFSET_SW, gUSB
gUSB	USB2_NEC, USB1P1_NEC, TPAD_SEQ_PMU
gQ41C	Q41C_PARTS, A7PM_1P67_LGA, BOOTROM_PROG, PMU_PROG, MAXBUS_TBEN_SYNC, gQ41CvcCore
gQ41CvcCore	CPU0_VCORE_1V30, Q41, CPU0_AVDD_1V30




Layer-specific rules for 60-ohm single-ended impedance

TABLE_PHYSICAL_RULE	60_OHM_SE	*	Y	0.076 MM	=50_OHM_SE	=50_OHM_SE
---------------------	-----------	---	---	----------	------------	------------

Layer-specific rules for 50-ohm single-ended impedance


TABLE_SPACING_RULE	50_OHM_SE	*	2.5 MM	0.125 MM	2.5 MM	1.0 MM
TABLE_PHYSICAL_RULE	50_OHM_SE	*	Y	0.100 MM	0.100 MM	1.25 MM




Module Components

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S0383	1	IC,ASIC,I2,REV1.2,NB/SB,974 BGA	U2100	CRITICAL	
337S3135	1	IC,PMU05,BLANK,QFP	U2700	CRITICAL	PMU_BLANK
341S1772	1	IC,PMU05,Vxxx,QFP	U2700	CRITICAL	PMU_PROG
337S3181	1	IC,A7PM,R1.5,1.67GHZ,LGA,1.28V,25W,85C	U3600	CRITICAL	A7PM_1P67_LGA
337S3077	1	IC,A8,xxxGHZ	U3600	CRITICAL	CPU_A8
338S0252	1	IC,GPU,M11P	U5700	CRITICAL	GPU_LF
338S0299	1	IC,GPU,M11P,EUTECTIC	U5700	CRITICAL	GPU_EUTECTIC
335S0088	1	BOOTROM,BLANK	U7100	CRITICAL	BOOTROM_BLANK
341S1739	1	IC,BOOTROM,B,Q41C	U7100	CRITICAL	BOOTROM_PROG
343S0356	1	IC,ASIC,VESTA,V1.3,LF	U8500	CRITICAL	
333S0317	4	IC,GDDR SDRAM,2MX32X4,300MHZ,LF FBGA144	U6200,U6250,U6300,U6350	CRITICAL	VRAM_SAMSUNG
333S0314	4	IC,GDDR SDRAM,2MX32X4,300MHZ,LF FBGA144	U6200,U6250,U6300,U6350	CRITICAL	VRAM_HYNIX

BOARD HOLES



BOARD STACK-UP AND CONSTRUCTION



Board Information

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	D	051-6839	E
SCALE: NONE	SHT: 2	OF: 115	




System Block Diagram

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT		OF
NONE	3		115

POWER SYSTEM ARCHITECTURE



POWER SEQUENCE (CONTROLLED BY PMU)



Power Block Diagram
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	REV.
NONE	4	115	

REVISION HISTORY

PROTO

- 04/05/2005 - Beginning revision history
- Sync'd FB pin swaps from 051-5838
- Pinned out audio connector per flex cable
- 04/07/2005 - Moved USB connector to non-shared page
- Updated chassis ground connections
- 04/11/2005 - Pin swapped DDR2 according to layout
- 04/12/2005 - Changed audio caps to KSR (0033, CA050, CA051)
- Updated wireless connector pinout according to flex
- Implemented more DDR2 pin swaps
- Implemented pin swaps on FW data lines
- Added R2403 pull-downs
- Corrected most line and neck width properties
- 04/14/2005 - Switched GPU to M11
- 04/15/2005 - Added CPU Vcore mux circuit
- Added NO_TEST property to buses between JTAG enabled devices
- 04/19/2005 - Pin swapped FB 1/2 for M11
- Corrected ENET power rail to PWRON instead of RUN (Wake-on-LAN)
- Corrected Vesta reset and Ethernet LOWPWR circuits
- Changed R5880 to 6.34k to take GPU Vcore to 1.3V/1.05V
- Added page 6 and modified pages 11, 35, 81 for design specific pin swaps
- 04/26/2005 - Separated GPU MVREF into two dividers
- Added LVDS electrical constraint set properties
- 04/27/2005 - Added NO_TEST property to SI TMD5 DP-2 (no room for TP)
- Changed MIN_NECK_WIDTH property on TMD5 power rails to 0.2 mm
- Changed gender of debug connector
- Removed C1567 due to MCO violation
- 04/29/2005 - Schematic released as REV 01 for PROTO

EVT

- 05/04/2005 - Added SYNONYMS to allow DVO and USB pull-down pin-swaps
- 05/09/2005 - Added missing pullup to SYS_LID_OPEN
- 05/18/2005 - Added missing pull-down to Vesta LPWR 1394
- Lead-free resistor replacement on page 86
- 05/17/2005 - Various capacitor replacements
- Added Hynix VRAM option and PCBAs
- 05/25/2005 - Added 2 0.1uF caps to VCA sync buffers
- Added NEC USB2 controller and PCI clock buffer
- Added pullup to BATT0_DET
- 05/26/2005 - Removed SWP microcontroller
- 05/31/2005 - Added 2 0.1uF caps to GPU Vcore output
- Corrected USB diff pair and spacing/physical rules on ports
- 06/01/2005 - Corrected caps on flexwire Vcore rail to 50V
- Various lead-free replacements

DVT

- 06/28/2005 - Added 10K pullup to VIA_REO_L
- Changed R2941 to level shift/pass FET to correct GPU VCore and CPU Vcore power sequencing
- Moved R2943 to SYS_PWRSEN_L_L to correct trackpad power state in sleep
- Moved R2943 to RUN_FET to correct pumpup problem in sleep
- Changed to USBIP1_NEC_BOMOPTION
- 07/06/2005 - Various Pb-free replacements
- Changed TMS drive strength resistors to 301 ohm, which was built at EVT
- 07/08/2005 - Added FET to allow PMU control of trackpad power sequencing
- 07/09/2005 - Added resistor mux for I2S MAXBUS I/O rail (PWRON vs RUN)
- Changed CPU Vcore to 2-states only (no MUX)
- Removed I2S connection to TSEN (leakage path)
- Changed 32.768kHz crystal to new APN specifying 1uW drive parts
- 07/14/2005 - Added line width constraints to LTL1625 and CPU Vcore gate nodes
- 07/18/2005 - Added external I2C pullups in parallel with all I2C internal pullups
- Changed NEC USB2 series R value to 39.2 ohm
- Changed 150 ohm pull-downs to PCB lines at Vesta
- Changed TMS transmitter ferrites to part with higher current rating (1.5A)
- 07/19/2005 - Added BOMOPTIONs for and stuffed CPU Vcore at 1.28V and 1.10V
- Added audio mute sequencing FETs
- Moved U2A_DET0808 cap to other side of series resistor
- 07/22/2005 - Released as REV 06 for DVT
- Changed R12 external I2C GPIO pullups to 10K
- Stuffed R2452, R2462, R2463 to correct I2 2.5V pullup problem
- 07/25/2005 - Released as REV 04 for DVT
- Replaced 371S0299 with 371S0300
- Swapped 12 MAXBUS 130HM and 12 MAXBUS 500HM BOMOPTIONs
- Changed to Vesta v1.4 as primary U8500 Vesta v1.3 as alternate
- 07/26/2005 - Changed PCI_ADB output series term to 22 ohms
- 07/29/2005 - Swapped locations (i.e. values) of C2500 and C2501
- 08/03/2005 - Released as REV 05 for DVT
- Added R3772 on CPU0_JTAG_ICK 10K pull down (no stuff).
- Changed C1721 and C2205 to 220pF.
- Changed C1730 to 5.6pF
- Changed C1700 and C1701 and C2215 and C2216 to 47uF.
- Changed R1720 and R2205 to 7.5k.
- Released as REV 06 for DVT

Pre-PVT

- 08/16/2005 - Replaced C3940-C3947 with ceramic caps
- 08/17/2005 - Changed power supply solder jumpers to shorts
- Added five ceramic caps to Vcore supply input
- Changed C1480, C1481 to 60V schotky to reduce reverse leakage
- 08/18/2005 - Changed R2958 to 10k to improve power sequencing timing
- 08/22/2005 - Added FETs to control leakage on Vesta rails
- 08/24/2005 - Changed C8600-C8601 to 100pF due to PCB isolation
- Changed R5822 to 100K for power sequencing improvements
- NO stuff R2999 for power sequencing improvements
- Released as REV 07 for Pre-PVT

PVT

- 08/29/2005 - Released as REV A for PVT/Production
- 09/02/2005 - Stuffed R8420 with 10K 5% to ensure MDIO logic levels
- Stuffed R2464 to correct unused GPIO logic level

E

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	5	115	



I2S Series Rs

MAKE_BASE=TRUE	22	I2S0 SB TO DEV DTO R	==	=RP1150P1	11	11	=RP1150P8	==	I2S0 SB TO DEV DTO	7	74	MAKE_BASE=TRUE
MAKE_BASE=TRUE	22	I2S0 BITCLK R	==	=RP1150P2	11	11	=RP1150P7	==	I2S0 BITCLK	7	74	MAKE_BASE=TRUE
MAKE_BASE=TRUE	22	I2S0 MCLK R	==	=RP1150P3	11	11	=RP1150P6	==	I2S0 MCLK	7	74	MAKE_BASE=TRUE
MAKE_BASE=TRUE	22	I2S0 SYNC R	==	=RP1150P4	11	11	=RP1150P5	==	I2S0 SYNC	7	74	MAKE_BASE=TRUE
MAKE_BASE=TRUE	22	I2S1 SB TO DEV DTO R	==	=RP1151P1	11	11	=RP1151P8	==	I2S1 SB TO DEV DTO	30		MAKE_BASE=TRUE
MAKE_BASE=TRUE	22	I2S1 SYNC R	==	=RP1151P2	11	11	=RP1151P7	==	I2S1 SYNC	30		MAKE_BASE=TRUE
MAKE_BASE=TRUE	22	I2S1 MCLK R	==	=RP1151P3	11	11	=RP1151P6	==	I2S1 MCLK	30		MAKE_BASE=TRUE
MAKE_BASE=TRUE	22	I2S1 BITCLK R	==	=RP1151P4	11	11	=RP1151P5	==	I2S1 BITCLK	30		MAKE_BASE=TRUE

Lower DVO Series Rs

MAKE_BASE=TRUE	53	GPU DVOD R<0>	==	=RP6720P1	54	54	=RP6720P8	==	GPU DVOD<0>	54	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU DVOD R<1>	==	=RP6720P2	54	54	=RP6720P7	==	GPU DVOD<1>	54	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU DVOD R<2>	==	=RP6720P3	54	54	=RP6720P6	==	GPU DVOD<2>	54	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU DVOD R<3>	==	=RP6720P4	54	54	=RP6720P5	==	GPU DVOD<3>	54	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU DVOD R<11>	==	=RP6721P1	54	54	=RP6721P8	==	GPU DVOD<11>	54	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU DVOD R<10>	==	=RP6721P2	54	54	=RP6721P7	==	GPU DVOD<10>	54	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU DVOD R<9>	==	=RP6721P3	54	54	=RP6721P6	==	GPU DVOD<9>	54	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU DVOD R<8>	==	=RP6721P4	54	54	=RP6721P5	==	GPU DVOD<8>	54	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU DVOD R<6>	==	=RP6722P1	54	54	=RP6722P8	==	GPU DVOD<6>	54	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU DVOD R<4>	==	=RP6722P2	54	54	=RP6722P7	==	GPU DVOD<4>	54	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU DVOD R<7>	==	=RP6722P3	54	54	=RP6722P6	==	GPU DVOD<7>	54	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU DVOD R<5>	==	=RP6722P4	54	54	=RP6722P5	==	GPU DVOD<5>	54	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU DVO HSYNC R	==	=RP6723P1	54	54	=RP6723P8	==	GPU DVO HSYNC	54	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVO VSYNC R	==	=RP6723P2	54	54	=RP6723P7	==	GPU DVO VSYNC	54	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVO DE R	==	=RP6723P3	54	54	=RP6723P6	==	GPU DVO DE	54	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVO CLKP R	==	=RP6723P4	54	54	=RP6723P5	==	GPU DVO CLKP	54	55	MAKE_BASE=TRUE

UATA Series Rs

MAKE_BASE=TRUE	63	UATA DD R<12>	==	=RP8150P1	63	63	=RP8150P8	==	UATA DD<12>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA CS0 L R	==	=RP8150P2	63	63	=RP8150P7	==	UATA CS0 L	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<14>	==	=RP8150P3	63	63	=RP8150P6	==	UATA DD<14>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<11>	==	=RP8150P4	63	63	=RP8150P5	==	UATA DD<11>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<7>	==	=RP8151P1	63	63	=RP8151P8	==	UATA DD<7>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<2>	==	=RP8151P2	63	63	=RP8151P7	==	UATA DD<2>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<3>	==	=RP8151P3	63	63	=RP8151P6	==	UATA DD<3>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<15>	==	=RP8151P4	63	63	=RP8151P5	==	UATA DD<15>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<9>	==	=RP8152P1	63	63	=RP8152P8	==	UATA DD<9>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<4>	==	=RP8152P2	63	63	=RP8152P7	==	UATA DD<4>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<6>	==	=RP8152P3	63	63	=RP8152P6	==	UATA DD<6>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<5>	==	=RP8152P4	63	63	=RP8152P5	==	UATA DD<5>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DA R<2>	==	=RP8153P1	63	63	=RP8153P8	==	UATA DA<2>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<8>	==	=RP8153P2	63	63	=RP8153P7	==	UATA DD<8>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<10>	==	=RP8153P3	63	63	=RP8153P6	==	UATA DD<10>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DA R<0>	==	=RP8153P4	63	63	=RP8153P5	==	UATA DA<0>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<13>	==	=RP8154P1	63	63	=RP8154P8	==	UATA DD<13>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<0>	==	=RP8154P2	63	63	=RP8154P7	==	UATA DD<0>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DD R<1>	==	=RP8154P3	63	63	=RP8154P6	==	UATA DD<1>	7	63	64	MAKE_BASE=TRUE
MAKE_BASE=TRUE	63	UATA DA R<1>	==	=RP8154P4	63	63	=RP8154P5	==	UATA DA<1>	7	63	64	MAKE_BASE=TRUE

Upper DVO Series Rs

MAKE_BASE=TRUE	53	GPU DVOD R<13>	==	=RP6821P1	55	55	=RP6821P8	==	GPU DVOD<13>	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVOD R<12>	==	=RP6821P2	55	55	=RP6821P7	==	GPU DVOD<12>	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVOD R<14>	==	=RP6821P3	55	55	=RP6821P6	==	GPU DVOD<14>	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVOD R<15>	==	=RP6821P4	55	55	=RP6821P5	==	GPU DVOD<15>	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVOD R<18>	==	=RP6822P1	55	55	=RP6822P8	==	GPU DVOD<18>	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVOD R<19>	==	=RP6822P2	55	55	=RP6822P7	==	GPU DVOD<19>	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVOD R<16>	==	=RP6822P3	55	55	=RP6822P6	==	GPU DVOD<16>	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVOD R<17>	==	=RP6822P4	55	55	=RP6822P5	==	GPU DVOD<17>	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVOD R<21>	==	=RP6823P1	55	55	=RP6823P8	==	GPU DVOD<21>	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVOD R<20>	==	=RP6823P2	55	55	=RP6823P7	==	GPU DVOD<20>	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVOD R<23>	==	=RP6823P3	55	55	=RP6823P6	==	GPU DVOD<23>	55	MAKE_BASE=TRUE
MAKE_BASE=TRUE	53	GPU DVOD R<22>	==	=RP6823P4	55	55	=RP6823P5	==	GPU DVOD<22>	55	MAKE_BASE=TRUE

MAXBUS Pullups

MAKE_BASE=TRUE	33	MAXBUS TS L	==	=RP3510P1	32								
MAKE_BASE=TRUE	32	MAXBUS CPU1 BG L	==	=RP3510P2	32								
MAKE_BASE=TRUE	33	MAXBUS CPU0 DBG L	==	=RP3510P3	32								
MAKE_BASE=TRUE	33	NC MAXBUS TBEN I2 NO_TEST=YES	==	=RP3510P4	32								
MAKE_BASE=TRUE	33	MAXBUS CPU0 BG L	==	=RP3511P1	32								
MAKE_BASE=TRUE	32	MAXBUS CPU1 HIT L	==	=RP3511P2	32								
MAKE_BASE=TRUE	33	MAXBUS CPU0 HIT L	==	=RP3511P3	32								
MAKE_BASE=TRUE	33	MAXBUS CPU0 BR L	==	=RP3511P4	32								
MAKE_BASE=TRUE	32	MAXBUS CPU1 BR L	==	=RP3512P1	32								
MAKE_BASE=TRUE	33	MAXBUS TA L	==	=RP3512P2	32								
MAKE_BASE=TRUE	34	MAXBUS CPU0 INT L	==	=RP3512P3	32								
MAKE_BASE=TRUE	32	MAXBUS CPU1 INT L	==	=RP3512P4	32								
MAKE_BASE=TRUE	33	MAXBUS CPU0 DRDY L	==	=RP3513P2	32								
MAKE_BASE=TRUE	32	MAXBUS CPU1 DRDY L	==	=RP3513P3	32								
MAKE_BASE=TRUE	33	MAXBUS AACK L	==	=RP3513P4	32								
MAKE_BASE=TRUE	33	MAXBUS ARTRY L	==	=RP3514P1	32								
MAKE_BASE=TRUE	32	MAXBUS CPU1 DBG L	==	=RP3514P2	32								
MAKE_BASE=TRUE	33	MAXBUS TEA L	==	=RP3514P3	32								

AGP Pullups

MAKE_BASE=TRUE	44	AGP TRDY L	==	=RP5610P1	43								
MAKE_BASE=TRUE	44	AGP IRDY L	==	=RP5610P2	43								
MAKE_BASE=TRUE	44	AGP REQ L	==	=RP5610P3	43								
MAKE_BASE=TRUE	44	AGP RBF L	==	=RP5610P4	43								
MAKE_BASE=TRUE	44	AGP FRAME L	==	=RP5611P1	43								
MAKE_BASE=TRUE	44	AGP DEVSEL L	==	=RP5611P2	43								
MAKE_BASE=TRUE	44	AGP STOP L	==	=RP5611P3	43								
MAKE_BASE=TRUE	44	AGP GNT L	==	=RP5611P4	43								

PCI Pullups

MAKE_BASE=TRUE	11	PCI AIRPORT GNT L	==	=RP7250P1	59								
MAKE_BASE=TRUE	59	PCI TRDY L	==	=RP7250P2	59								
MAKE_BASE=TRUE	59	PCI IRDY L	==	=RP7250P3	59								
MAKE_BASE=TRUE	59	PCI STOP L	==	=RP7250P4	59								
MAKE_BASE=TRUE	11	PCI CHUS REQ L	==	=RP7251P1	59								
MAKE_BASE=TRUE	11	PCI AIRPORT REQ L	==	=RP7251P2	59								
MAKE_BASE=TRUE	11	PCI CHUS GNT L	==	=RP7251P3	59								
MAKE_BASE=TRUE	59	PCI FRAME L	==	=RP7251P4	59								

FW Series Rs

MAKE_BASE=TRUE	68	FW D R<3>	==	=RP9100P1	71	71	=RP9100P8	==	FW D<3>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	FW D R<1>	==	=RP9100P2	71	71	=RP9100P7	==	FW D<1>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	FW D R<0>	==	=RP9100P3	71	71	=RP9100P6	==	FW D<0>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	FW D R<2>	==	=RP9100P4	71	71	=RP9100P5	==	FW D<2>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	FW D R<7>	==	=RP9101P1	71	71	=RP9101P8	==	FW D<7>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	FW D R<5>	==	=RP9101P2	71	71	=RP9101P7	==	FW D<5>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	FW D R<6>	==	=RP9101P3	71	71	=RP9101P6	==	FW D<6>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	FW D R<4>	==	=RP9101P4	71	71	=RP9101P5	==	FW D<4>	9	69	MAKE_BASE=TRUE

USB Pulldowns

72	=RP9210P8	==	USB2 I2 LEFT PORT P	11	MAKE_BASE=TRUE
72	=RP9210P7	==	USB2 I2 LEFT PORT N	11	MAKE_BASE=TRUE
72	=RP9210P6	==	USB2 I2 P<1>	72	MAKE_BASE=TRUE
72	=RP9210P5	==	USB2 I2 N<1>	72	MAKE_BASE=TRUE
72	=RP9211P8	==	USB2 I2 RIGHT PORT P	11	MAKE_BASE=TRUE
72	=RP9211P7	==	USB2 I2 RIGHT PORT N	11	MAKE_BASE=TRUE
72	=RP9211P6	==	USB2 I2 P<3>	72	MAKE_BASE=TRUE
72	=RP9211P5	==	USB2 I2 N<3>	72	MAKE_BASE=TRUE
72	=RP9212P8	==	USB I2 BT P	11	MAKE_BASE=TRUE
72	=RP9212P7	==	USB I2 BT N	11	MAKE_BASE=TRUE
72	=RP9212P6	==	USB I2 TPAD P	11	MAKE_BASE=TRUE
72	=RP9212P5	==	USB I2 TPAD N	11	MAKE_BASE=TRUE
72	=RP9300P8	==	USB2 NEC LEFT PORT P	11	MAKE_BASE=TRUE
72	=RP9300P7	==	USB2 NEC LEFT PORT N	11	MAKE_BASE=TRUE
72	=RP9300P6	==	USB2 NEC RIGHT PORT N	11	MAKE_BASE=TRUE
72	=RP9300P5	==	USB2 NEC RIGHT PORT P	11	MAKE_BASE=TRUE
72	=RP9301P8	==	USB NEC BT P	11	MAKE_BASE=

Enhanced MAC-1 Test Coverage

Functional test points use a P6 pad placed on bottom side.

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
PP24V_ADAPTER	10	PP24V_ADAPTER	10	FUNC_TEST=YES	Place 2 TPs @ connector.
PP24V_ALL_PBUSA	10	PP24V_ALL_PBUSA	10	FUNC_TEST=YES	
PP12V8_ALL_PBUSB	10	PP12V8_ALL_PBUSB	10	FUNC_TEST=YES	
PPVCORE_RUN_GPU	10	PPVCORE_RUN_GPU	10	FUNC_TEST=YES	
PPVCORE_RUN_CPU	10	PPVCORE_RUN_CPU	10	FUNC_TEST=YES	Place within 50 mm of power supply.
PP1V8_PWRON	10	PP1V8_PWRON	10	FUNC_TEST=YES	
PP2V5_PWRON	10	PP2V5_PWRON	10	FUNC_TEST=YES	
PP5V_PWRON	10	PP5V_PWRON	10	FUNC_TEST=YES	
PP3V3_PWRON	10	PP3V3_PWRON	10	FUNC_TEST=YES	Place 5-10 GND TPs.
PP5V_RUN	10	PP5V_RUN	10	FUNC_TEST=YES	
PP3V3_ALL	10	PP3V3_ALL	10	FUNC_TEST=YES	
=FTP_GND	7 10	=FTP_GND	7 10	FUNC_TEST=YES	

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
LVDS_U0_P	53 56	LVDS_U0_P	53 56	FUNC_TEST=YES	Place within 25 mm of LVDS connector.
LVDS_U0_N	53 56	LVDS_U0_N	53 56	FUNC_TEST=YES	
LVDS_U1_P	53 56	LVDS_U1_P	53 56	FUNC_TEST=YES	
LVDS_U1_N	53 56	LVDS_U1_N	53 56	FUNC_TEST=YES	
LVDS_U2_P	53 56	LVDS_U2_P	53 56	FUNC_TEST=YES	
LVDS_U2_N	53 56	LVDS_U2_N	53 56	FUNC_TEST=YES	
CLKLVDS_U_P	53 56	CLKLVDS_U_P	53 56	FUNC_TEST=YES	
CLKLVDS_U_N	53 56	CLKLVDS_U_N	53 56	FUNC_TEST=YES	
LVDS_L0_P	53 56	LVDS_L0_P	53 56	FUNC_TEST=YES	
LVDS_L0_N	53 56	LVDS_L0_N	53 56	FUNC_TEST=YES	
LVDS_L1_P	53 56	LVDS_L1_P	53 56	FUNC_TEST=YES	
LVDS_L1_N	53 56	LVDS_L1_N	53 56	FUNC_TEST=YES	
LVDS_L2_P	53 56	LVDS_L2_P	53 56	FUNC_TEST=YES	
LVDS_L2_N	53 56	LVDS_L2_N	53 56	FUNC_TEST=YES	
CLKLVDS_L_P	53 56	CLKLVDS_L_P	53 56	FUNC_TEST=YES	
CLKLVDS_L_N	53 56	CLKLVDS_L_N	53 56	FUNC_TEST=YES	
LVDS_DDC_CLK	51 56	LVDS_DDC_CLK	51 56	FUNC_TEST=YES	
LVDS_DDC_DATA	51 56	LVDS_DDC_DATA	51 56	FUNC_TEST=YES	
=PP3V3_DDC_LCD	10 56	=PP3V3_DDC_LCD	10 56	FUNC_TEST=YES	
PP3V3_LCD_CONN	56	PP3V3_LCD_CONN	56	FUNC_TEST=YES	

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
PPBUS_INVERTER	56	PPBUS_INVERTER	56	FUNC_TEST=YES	Place within 25 mm of inverter connector.
PP5V_INV_SW	56	PP5V_INV_SW	56	FUNC_TEST=YES	
BRIGHT_PWM	56	BRIGHT_PWM	56	FUNC_TEST=YES	
GND_INVERTER	56	GND_INVERTER	56	FUNC_TEST=YES	

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
=PP5V_RUN_ODD	10 64	=PP5V_RUN_ODD	10 64	FUNC_TEST=YES	Place within 50 mm of ODD/HDD connector.
=PP5V_RUN_HDD	10 64	=PP5V_RUN_HDD	10 64	FUNC_TEST=YES	
PP3V3R5V_RUN_HDD_LOGIC	64	PP3V3R5V_RUN_HDD_LOGIC	64	FUNC_TEST=YES	
UATA_DD<15..0>	6 63 64	UATA_DD<15..0>	6 63 64	FUNC_TEST=YES	
UATA_DMAR0	63 64	UATA_DMAR0	63 64	FUNC_TEST=YES	
UATA_DSTROBE	63 64	UATA_DSTROBE	63 64	FUNC_TEST=YES	
UATA_DMACK_L	63 64	UATA_DMACK_L	63 64	FUNC_TEST=YES	
UATA_DA<2..0>	6 63 64	UATA_DA<2..0>	6 63 64	FUNC_TEST=YES	
UATA_CS0_L	6 63 64	UATA_CS0_L	6 63 64	FUNC_TEST=YES	
UATA_CS1_L	63 64	UATA_CS1_L	63 64	FUNC_TEST=YES	
UATA_RESET_L	63 64	UATA_RESET_L	63 64	FUNC_TEST=YES	
UATA_HSTROBE	63 64	UATA_HSTROBE	63 64	FUNC_TEST=YES	
UATA_STOP	63 64	UATA_STOP	63 64	FUNC_TEST=YES	
UATA_INTRO	63 64	UATA_INTRO	63 64	FUNC_TEST=YES	

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
PP5V_PWRON_AUDIO_PVDD	74	PP5V_PWRON_AUDIO_PVDD	74	FUNC_TEST=YES	Place within 25 mm of audio connector.
PP5V_PWRON_AUDIO_AVDD	74	PP5V_PWRON_AUDIO_AVDD	74	FUNC_TEST=YES	
PP3V3_PWRON_AUDIO_AVDD	74	PP3V3_PWRON_AUDIO_AVDD	74	FUNC_TEST=YES	
=PP3V3_RUN_AUDIO	10 74	=PP3V3_RUN_AUDIO	10 74	FUNC_TEST=YES	
=I2C_AUDIO_SCL	8 74	=I2C_AUDIO_SCL	8 74	FUNC_TEST=YES	
=I2C_AUDIO_SDA	8 74	=I2C_AUDIO_SDA	8 74	FUNC_TEST=YES	
I2S0_MCLK	6 74	I2S0_MCLK	6 74	FUNC_TEST=YES	
I2S0_BITCLK	6 74	I2S0_BITCLK	6 74	FUNC_TEST=YES	
I2S0_SYNC	6 74	I2S0_SYNC	6 74	FUNC_TEST=YES	
I2S0_SB_TO_DEV_DTO	6 74	I2S0_SB_TO_DEV_DTO	6 74	FUNC_TEST=YES	
I2S0_DEV_TO_SB_DTI	22 74	I2S0_DEV_TO_SB_DTI	22 74	FUNC_TEST=YES	
AUDIO_LO_MUTE_L	22 74	AUDIO_LO_MUTE_L	22 74	FUNC_TEST=YES	
AUDIO_SPKR_MUTE_L	22 74	AUDIO_SPKR_MUTE_L	22 74	FUNC_TEST=YES	
AUDIO_CODEC_RESET_L	22 74	AUDIO_CODEC_RESET_L	22 74	FUNC_TEST=YES	
AUDIO_SPDIFRX_RESET_L	22 74	AUDIO_SPDIFRX_RESET_L	22 74	FUNC_TEST=YES	
AUDIO_LO_DET_L	22 74	AUDIO_LO_DET_L	22 74	FUNC_TEST=YES	
AUDIO_LI_DET_L	22 74	AUDIO_LI_DET_L	22 74	FUNC_TEST=YES	
AUDIO_LO_OPTICAL_PLUG_L	22 74	AUDIO_LO_OPTICAL_PLUG_L	22 74	FUNC_TEST=YES	
AUDIO_LI_OPTICAL_PLUG_L	22 74	AUDIO_LI_OPTICAL_PLUG_L	22 74	FUNC_TEST=YES	
AUDIO_I2S_DTIB_SEL	22 74	AUDIO_I2S_DTIB_SEL	22 74	FUNC_TEST=YES	
AUDIO_EXT_MCLK_SEL	22 74	AUDIO_EXT_MCLK_SEL	22 74	FUNC_TEST=YES	
AUDIO_GPIO_11	22 74	AUDIO_GPIO_11	22 74	FUNC_TEST=YES	
GND_AUDIO_AGND	74	GND_AUDIO_AGND	74	FUNC_TEST=YES	
GND_AUDIO_PGND	74	GND_AUDIO_PGND	74	FUNC_TEST=YES	

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
PP5V_TPAD_F	10	PP5V_TPAD_F	10	FUNC_TEST=YES	Place within 25 mm of TPAD connector.
USB_TPAD_P	11 30	USB_TPAD_P	11 30	FUNC_TEST=YES	
USB_TPAD_N	11 30	USB_TPAD_N	11 30	FUNC_TEST=YES	
PP3V3_PWRON_DS1775_R	10	PP3V3_PWRON_DS1775_R	10	FUNC_TEST=YES	
SYS_OVERTEMP_L	11 25 30	SYS_OVERTEMP_L	11 25 30	FUNC_TEST=YES	
PP3V3_ALL_HALL_EFFRCT_R	10	PP3V3_ALL_HALL_EFFRCT_R	10	FUNC_TEST=YES	
SYS_LID_OPEN_F	10	SYS_LID_OPEN_F	10	FUNC_TEST=YES	
SYS_POWER_BUTTON_L_F	10	SYS_POWER_BUTTON_L_F	10	FUNC_TEST=YES	
=FTP_SLEEP_LED	74	=FTP_SLEEP_LED	74	FUNC_TEST=YES	
SYS_CHARGE_LED_L	24 31	SYS_CHARGE_LED_L	24 31	FUNC_TEST=YES	
SYS_ADAPTER_ANALOG_AC_DET	12 31	SYS_ADAPTER_ANALOG_AC_DET	12 31	FUNC_TEST=YES	
KBDLED_ANODE	28 30	KBDLED_ANODE	28 30	FUNC_TEST=YES	
KBDLED_RETURN	28 30	KBDLED_RETURN	28 30	FUNC_TEST=YES	
=I2C_DS1775_SDA	8 30	=I2C_DS1775_SDA	8 30	FUNC_TEST=YES	
=I2C_DS1775_SCL	8 30	=I2C_DS1775_SCL	8 30	FUNC_TEST=YES	

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
=PP5V_FAN1_PWR	10 31	=PP5V_FAN1_PWR	10 31	FUNC_TEST=YES	Place within 25 mm of fan connector.
FAN1_TACH	27 31	FAN1_TACH	27 31	FUNC_TEST=YES	
FAN1_PWM	27 31	FAN1_PWM	27 31	FUNC_TEST=YES	
=FTP_GND	7 10	=FTP_GND	7 10	FUNC_TEST=YES	

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
=PP5V_FAN2_PWR	10 31	=PP5V_FAN2_PWR	10 31	FUNC_TEST=YES	Place within 25 mm of fan connector.
FAN2_TACH	27 31	FAN2_TACH	27 31	FUNC_TEST=YES	
FAN2_PWM	27 31	FAN2_PWM	27 31	FUNC_TEST=YES	
=FTP_GND	7 10	=FTP_GND	7 10	FUNC_TEST=YES	

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
=PP3V3_PWRON_LEFT_ALS	10 31	=PP3V3_PWRON_LEFT_ALS	10 31	FUNC_TEST=YES	Place within 25 mm of ALS connector.
ALS_0_OUT	25 31	ALS_0_OUT	25 31	FUNC_TEST=YES	
ALS_GAIN_BOOST	25 28 31	ALS_GAIN_BOOST	25 28 31	FUNC_TEST=YES	

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
SCCA_RXD	22 24	SCCA_RXD	22 24	FUNC_TEST=YES	Place within 25 mm of debug connector.
SCCA_TXD_L	22 24	SCCA_TXD_L	22 24	FUNC_TEST=YES	

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
=PPVIO_BU_BATT	10 31	=PPVIO_BU_BATT	10 31	FUNC_TEST=YES	Place within 25 mm of battery connector.
=PPVOUT_BU_BATT	10 31	=PPVOUT_BU_BATT	10 31	FUNC_TEST=YES	

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
=PP5V_PWRON_RIGHT_USB	10 31	=PP5V_PWRON_RIGHT_USB	10 31	FUNC_TEST=YES	Place within 25 mm of right USB connector.
USB2_RIGHT_PORT_P	11 31	USB2_RIGHT_PORT_P	11 31	FUNC_TEST=YES	
USB2_RIGHT_PORT_N	11 31	USB2_RIGHT_PORT_N	11 31	FUNC_TEST=YES	

TEST POINT	LOC	TEST POINT	LOC	FUNC_TEST	NOTE
=PP5V_PWRON_LEFT_USB	10 31	=PP5V_PWRON_LEFT_USB	10 31	FUNC_TEST=YES	Place within 25 mm of left USB connector.
USB2_LEFT_PORT_P	11 31	USB2_LEFT_PORT_P	11 31	FUNC_TEST=YES	
USB2_LEFT_PORT_N	11 31	USB2_LEFT_PORT_N	11 31	FUNC_TEST=YES	

Functional Test Points

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	7	115






ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
I2C_PMU_SMB_SCL	I2C	I2C		I2C_PMU_SMB_SCL
I2C_PMU_SMB_SDA	I2C	I2C		I2C_PMU_SMB_SDA
I2C_PMU_SCL	I2C	I2C		I2C_PMU_SCL
I2C_PMU_SDA	I2C	I2C		I2C_PMU_SDA
I2C_NB	I2C	I2C		I2C_I2_NB_SCL
I2C_NB	I2C	I2C		I2C_I2_NB_SDA
	I2C	I2C		I2C_I2_SB_SCL
	I2C	I2C		I2C_I2_SB_SDA
	I2C	I2C		I2C_GPU_TMDS_SCL
	I2C	I2C		I2C_GPU_TMDS_SDA

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- GOV_I2C / GOV_I2C_BYPASS
Allows bypassing Governor I2C bus.
Most devices are connected directly to PMU instead. One ADT7467 connects to NB I2C bus 1 to resolve address conflict.
- MMM_PWR_ALL / MMM_PWR_PWRON
Selects whether MMM MCU is powered all the time or only when the system is on. ALL moves the MCU to the PMU I2C bus so it can be monitored by in shutdown.
NOTE: Neither option is necessary when MMM_MCU_PMU BOM option is selected.



I2C Connections

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHEET		OF
NONE	8		115



Nets not requiring TPs due to JTAG

MAXBUS		
RES	MAXBUS_DATA<63..0>	21 32 33 NO_TEST=YES
RES	MAXBUS_ADDR<31..0>	32 33 NO_TEST=YES
RES	MAXBUS_CE_L	32 33 NO_TEST=YES
RES	MAXBUS_GBL_L	32 33 NO_TEST=YES
RES	MAXBUS_TRST_L	32 33 NO_TEST=YES
RES	MAXBUS_TSIZ<2..0>	32 33 NO_TEST=YES
RES	MAXBUS_TT<4..0>	32 33 NO_TEST=YES
RES	MAXBUS_WT_L	32 33 NO_TEST=YES
RES	MAXBUS_DTI<2..0>	32 33 NO_TEST=YES

ENET		
RES	ENET_MDC	11 65 NO_TEST=YES
RES	ENET_MDIO	11 65 NO_TEST=YES
RES	ENET_TXD<7..0>	11 NO_TEST=YES
RES	ENET_TX_EN	11 NO_TEST=YES
RES	ENET_TX_ER	11 NO_TEST=YES
RES	ENET_RXD<7..0>	11 65 NO_TEST=YES
RES	ENET_RX_DV	11 65 NO_TEST=YES
RES	ENET_RX_ER	11 65 NO_TEST=YES
RES	ENET_COL	11 65 NO_TEST=YES
RES	ENET_CRD	11 65 NO_TEST=YES

FLEWIRE		
RES	FW_D_R<7..0>	6 69 NO_TEST=YES
RES	FW_D<7..0>	6 69 NO_TEST=YES
RES	FW_CTL_R<1..0>	48 71 NO_TEST=YES
RES	FW_CTL<1..0>	49 71 NO_TEST=YES
RES	FW_LPS_R	48 71 NO_TEST=YES
RES	FW_LPS	49 71 NO_TEST=YES
RES	FW_LREQ_R	48 71 NO_TEST=YES
RES	FW_LREQ	49 71 NO_TEST=YES

JTAG Connections


SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	9	115	



Power Synonyms

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SHEET 10	OF 115	SIZE	DRAWING NUMBER	REV.
			D	051-6839	E




APPLE COMPUTER INC.


I2S0 Series Rs




I2S1 Series Rs




GPU




CPU Clocks




USB Controller Mux




PCI




USB Port Assignments




PMU Connections



Vesta Ethernet



MISC



Signal Synonyms

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHEET	OF	
NONE	11	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
PP3V	THERM	THERM	BATTERY_ISNS
PP3V	THERM	THERM	BATTERY_ISNS


ADAPTER INPUT/INRUSH LIMITER

Adapter Connector Side
(Connector is on separate page to facilitate design reuse)




GREATER THAN 13.1V DETECT
SYS AC_DET indicates adapter presence. SYS ACIN is code-controlled signal to enable use of AC in system. Q1209 ensures SYS ACIN goes low as soon as SYS AC_DET goes low. Therefore, hardware immediately disables the AC upon removal but only software can enable AC after detection by the PMU.

A29 ADAPTER DETECTION




ADAPTER IDS		
ADAPTER	ID RANGE	PIN VOLTAGE
Q11 (65W)	1.65-2.31V	2.007-2.066V
A29 (45W)	2.31-2.97V	2.558-2.661V
AIRLINE	0.33-0.99V	0.589-0.663V

BATTERY INPUT/CURRENT SENSE



Power Inputs
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	12	115	



12.8V PBUS SUPPLY

PMU SUPPLY

12.8V PBUS/PMU Supplies

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0465	1	RES,MP-LP,1/16W,357K OHM,1%,0402,SMD	R1451	?	SUPERCAP




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	14	115

3.3V/5V SWITCHER




5V START TO TURN ON ~12.5MS =5V3VPWRON_EN_L goes low
 3V START TO TURN ON ~25MS AFTER =5V3VPWRON_EN_L goes low
 DIODE WILL ENSURE REGULATOR TURNS ON QUICKLY
 POWERDOWN DELAY IS AROUND 4MS-15.6MS, VIA RC NETWORK





5V/3.3V Supplies
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	15	115	

1.5V/1.8V SWITCHER





$$V_{out} = 1.0V * (1 + R_a/R_b)$$



1.8V/1.5V Supplies
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT		OF
NONE	16		115

2.5V SWITCHER



2.5V Supply

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE	SHT	17 OF 115

Page Notes

Power aliases required by this page:
 - =PPVPCORE_PWRON_I2
 - =PP1V5_PWRON_I2_PLL
 - =PP3V3_PWRON_I2_IO1
 - =PP3V3_PWRON_I2_IO2
 - =PP3V3_PWRON_I2_AGPPPCI
 - =PP3V3_PWRON_I2_MAXBUS

NOTE: The four 3.3V rails are meant to be aliased together. They are called out separately for test purposes.
 NOTE: When these four rails are not aliased together, make sure there is at least one 10uF cap per rail.


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

VCore Bypassing

(25 Balls on I2)


4 X 10uF (0603)
 25 X 1uF (0402)



3.3V I/O DECOUPLING

(48 Balls on I2)

1 X 10uF (0603)
 48 X 1uF (0402)





=PP1V5_PWRON_I2_PLL

=PP3V3_PWRON_I2_IO1

=PP3V3_PWRON_I2_IO2

=PP3V3_PWRON_I2_MAXBUS

=PP3V3_PWRON_I2_AGPPPCI



I2 Power
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHEET	OF	
NONE	21	115	


Page Notes

Power aliases required by this page:
 - =PP2V7R5V5_PWRON_I2VCORE
 - =PPVCORE_PWRON_I2_REG
 - =PPVIN_PWRON_I2PLLVD
 - =PP1V5_PWRON_I2PLLVD_LDO


Signal aliases required by this page:
 - =I2VCORE_PGOOD

BOM options provided by this page:
 - I2VCORE_CONT / I2VCORE_BURST
 Selects between forced continuous and burst mode for LTC3412 regulator.
 - I2VCORE_XVX
 Selects appropriate resistor for the indicated LTC3412 output voltage.

I2 VCore Regulator



I2 PLL LDO



I2 Power Supplies
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	22	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
I2S0_DTT	I2S	128	128	I2S0_DEV_TO_SB_DTT
I2S0_DTO	I2S	128	128	I2S0_SB_TO_DEV_DTO_R
I2S0_MCLK	I2S	128	128	I2S0_MCLK_R
I2S0_BITCLK	I2S	128	128	I2S0_BITCLK_R
I2S0_SYNC	I2S	128	128	I2S0_SYNC_R
I2S1_DTT	I2S	128	128	I2S1_DEV_TO_SB_DTT
I2S1_DTO	I2S	128	128	I2S1_SB_TO_DEV_DTO_R
I2S1_MCLK	I2S	128	128	I2S1_MCLK_R
I2S1_BITCLK	I2S	128	128	I2S1_BITCLK_R
I2S1_SYNC	I2S	128	128	I2S1_SYNC_R
I2_CLK18M_XOUT	XTAL	XTAL	XTAL	I2_CLK18M_XOUT
I2_CLK18M_XOUT	XTAL	XTAL	XTAL	I2_CLK18M_XOUT
I2_CLK18M_XIN	XTAL	XTAL	XTAL	I2_CLK18M_XIN

Page Notes



Power aliases required by this page:
 - =PP3V3_PWRON_I2_GPIO
 - =PP3V3_I2_PCISLOTGPIO (PWRON or PCI)
 Should be same as =PP3V3_PCI if slot E is used, or else =PP3V3_PWRON_I2_GPIO.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - I2_REV1_NOT
 Use for I2 revisions > 1.0


Audio Mute Sequencing

Prevents mute glitch from reaching audio circuit



Alternate GPIO Functions
Use MAKE_BASE to force net name


GPIO Pull-ups / Pull-downs



Pin	Address	MPIC	Int	Int PU?	Alt Func	
EXT_00	0x0_0058	46 (0x2E)	Yes		PCI_REQ_2_L	When PCI1_Slot2En = 10)
EXT_01	0x0_0059	47 (0x2F)	Yes			
EXT_02	0x0_005A	48 (0x30)	No			
EXT_03	0x0_005B	49 (0x31)	No			
EXT_04	0x0_005C	50 (0x32)	No			
EXT_05	0x0_005D	51 (0x33)	No			
EXT_06	0x0_005E	52 (0x34)	No			
EXT_07	0x0_005F	53 (0x35)	No			
EXT_08	0x0_0060	54 (0x36)	Yes			
EXT_09	0x0_0061	55 (0x37)	Yes			
EXT_10	0x0_0062	56 (0x38)	No			
EXT_11	0x0_0063	57 (0x39)	Yes			
EXT_12	0x0_0064	58 (0x3A)	Yes			
EXT_13	0x0_0065	59 (0x3B)	No		PCI_GNT_2_L	When PCI1_Slot2En = 11)
EXT_14	0x0_0066	60 (0x3C)	No		PCI_REQ_2_L	When PCI1_Slot2En = 11)
EXT_15	0x0_0067	61 (0x3D)	No			
EXT_16	0x0_0068	62 (0x3F)	Yes			
GPIO_00	0x0_006A	14 (0x0E)	No			
GPIO_01	0x0_006B	15 (0x0F)	No		SPIREQ	(When SPISReqEn = 1)
GPIO_02	0x0_006C	16 (0x10)	Yes		PCI_GNT_2_L	When PCI1_Slot2En = 10)
GPIO_03	0x0_006D	17 (0x11)	Yes			
GPIO_04	0x0_006E	N/A	No			
GPIO_05	0x0_006F	N/A	No			
GPIO_06	0x0_0070	N/A	No			
GPIO_09	0x0_0073	N/A	No			
GPIO_11	0x0_0075	N/A	Yes			
GPIO_12	0x0_0076	N/A	Yes			
GPIO_15	0x0_0079	N/A	No			
GPIO_16	0x0_007A	N/A	No			

Audio Mute Sequencing

Prevents mute glitch from reaching audio circuit



I2 Miscellaneous

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6839	E
	SHEET	OF	
	24	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
PCI_ZDBOUT0	CLOCK	CLOCK	
PCI_ZDBOUT1	CLOCK	CLOCK	
PCI_ZDBOUT2	CLOCK	CLOCK	
PCI_ZDBOUT3	CLOCK	CLOCK	

```

=PCI_CLK33M_ZDB_IN 11 23
=PCI_CLK33M_ZDBOUT_R<0> 11 23
=PCI_CLK33M_ZDBOUT_R<1> 11 23
=PCI_CLK33M_ZDBOUT_R<2> 11 23
=PCI_CLK33M_ZDBOUT_R<3> 11 23


```

Page Notes

Power aliases required by this page:
 - =PP3V3_PWRON_I2_GPIO
 - =PP3V3_I2_PCISLOTGPIO (PWRON or PCI)
 Should be same as =PP3V3_PCI if slot E is used, or else =PP3V3_PWRON_I2_GPIO.

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - I2_REV1_NOT
 Use for I2 revisions > 1.0



PCI Clock Buffer






SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	25	115	



LEDs/Reset/Debug

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT		OF
NONE	26		115

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		DIFFERENTIAL_PAIR	
		SPACING	PHYSICAL		
PMU_CLK10M_XTAL	XTAL		XTAL		
PMU_CLK10M_XOUT	XTAL		XTAL		
PMU_CLK10M_XOUT_R	XTAL		XTAL		
PMU_CLK32K_XTAL	XTAL		XTAL		
PMU_CLK32K_XOUT	XTAL		XTAL		
PMU_CLK32K_XOUT_R	XTAL		XTAL		

- PMU_CLK10M_XIN 25
- PMU_CLK10M_XOUT 25
- PMU_CLK10M_XOUT_R 25
- PMU_CLK32K_XIN 25
- PMU_CLK32K_XOUT 25
- PMU_CLK32K_XOUT_R 25

Power Management Unit

Page Notes

Power aliases required by this page:

- =PP3V3_ALL_PMU
- =PP3V3_PWRON_PMU
- =PPVREF_PMU (PMU AVCC or 2.5V reference)

Signal aliases required by this page:

- =I2C_PMU_SCL
- =I2C_PMU_SDA
- =I2C_PMU_SMB_SCL
- =I2C_PMU_SMB_SDA
- =JTAG_BBANGER_TCK
- =JTAG_BBANGER_TDI
- =JTAG_BBANGER_TMS
- =JTAG_BBANGER_TRST_L



NOTE: Boot-banger pins can be aliased to TP_ or NC_ if not implemented.

BOM options provided by this page: (NONE)

NOTE: TP_PMU_Fx_x signals are general-purpose spares. Some pins are reserved for alternate functions. TP_PMU_AN_Fx_x signals are general-purpose spares that can also be used as analog inputs.


NOTE: All analog inputs to PMU should have a 100pF capacitor to the PMU AVSS signal (GND_PMU_AVSS). None of those capacitors are provided on this page.

PMU Pull-ups / pull-downs



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
19750163	1	XTAL, 32.768KHZ, 4.1X1.5X0.9MM, 4MD	Y2750	CRITICAL	?

Additional PMU05 "Modules"



Power Management Unit (PMU05)

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHEET	OF	TOTAL
NONE	27	115	



Power Sequencing

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6839	E
SCALE		SHT	OF
NONE		29	115


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			THERM1_M_P	THERM1_M_N	THERM2_M_P	THERM2_M_N	THERM1_A_P	THERM1_A_N	THERM2_A_P	THERM2_A_N	THERM_D1_P	THERM_D1_N	THERM_D2_P	THERM_D2_N
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR												
E320	THERM	THERM	THERM1_M												
E320	THERM	THERM	THERM1_M												
E330	THERM	THERM	THERM2_M												
E330	THERM	THERM	THERM2_M												
E332	THERM	THERM	THERM1_A												
E332	THERM	THERM	THERM1_A												
E333	THERM	THERM	THERM2_A												
E333	THERM	THERM	THERM2_A												
E337	THERM	THERM	THERM_D1												
E337	THERM	THERM	THERM_D1												
E338	THERM	THERM	THERM_D2												
E338	THERM	THERM	THERM_D2												

FAN CONTROLLER




I2C READ ADDR = 0x5C, WRITE ADDR = 0x5D
(Device is connected so as to be backward compatible with the ADT7460.)


PLACE CLOSE TO CPU MAIN1





PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY MAIN2




PLACE UNDERNEATH UPPER RAM ALTERNATE1



PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2




KEEP STUFFING RESISTORS CLOSE TO ADT7467 CONTROLLER




Fan Controller
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	30	115	



PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1191	353S1186		U3100	Primary is unity gain stable/als is stable at 0=5

Keyboard LED Driver



ALS Support

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	REV.
NONE	31	115	



ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
ES7	THERM	THERM	MMM X AXIS 25 29
ES8	THERM	THERM	MMM Y AXIS 25 29
ES9	THERM	THERM	MMM Z AXIS 25 29



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0222	1	IC, KIONIX, KXM52-2050, 3AXIS ACCELEROMETER, SMD	U3220	CRITICAL	MMM_ACCEL_KIONIX

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0131	3	CAP, CER, 0.033UF, 10%, 16V, XSR/X7R, 0402, SMD	C3204, C3205, C3206	MMM_ACCEL_KIONIX

Sudden Motion Sensor

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT OF		
NONE	32		115

USB Trackpad Conn



SOFT MODEM CONN



Q41C Internal I/O I

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE	SHT	OF
		33	115

8

7

6

5


4

3


2

1

ADAPTER CONNECTOR




PBUS HOLD-UP CAPS




PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
126S0085	126S0080		C3450, C3451, C3452, C3453, C3454	Primary is 2400/Alt is 2500 part

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
126S0084	126S0079		C3460, C3461, C3462, C3463, C3464	Primary is 2400/Alt is 2500 part


LEFT USB/LEFT ALS




BACKUP BATTERY / RT USB CONNECTOR



CPU FAN



GPU FAN



Q41C Internal I/O II

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	34	115	

8

7

6

5

4

3

2

1

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
MAXBUS	CLOCK	CLOCK	





Page Notes

Power aliases required by this page:
 - =PPIV5R1V8_MAXBUS
 Signal aliases required by this page:
 - =MAXBUS_CPU0_CLK
 BOM options provided by this page:
 (NONE)

- 32 9 MAXBUS_DATA<0> R15 D0
- 32 9 MAXBUS_DATA<1> M15 D1
- 32 9 MAXBUS_DATA<2> T14 D2
- 32 9 MAXBUS_DATA<3> V16 D3
- 32 9 MAXBUS_DATA<4> W16 D4
- 32 9 MAXBUS_DATA<5> T15 D5
- 32 9 MAXBUS_DATA<6> U15 D6
- 32 9 MAXBUS_DATA<7> P14 D7
- 32 9 MAXBUS_DATA<8> V13 D8
- 32 9 MAXBUS_DATA<9> M13 D9
- 32 9 MAXBUS_DATA<10> T13 D10
- 32 9 MAXBUS_DATA<11> P13 D11
- 32 9 MAXBUS_DATA<12> U14 D12
- 32 9 MAXBUS_DATA<13> M14 D13
- 32 9 MAXBUS_DATA<14> R12 D14
- 32 9 MAXBUS_DATA<15> T12 D15
- 32 9 MAXBUS_DATA<16> M12 D16
- 32 9 MAXBUS_DATA<17> V12 D17
- 32 9 MAXBUS_DATA<18> M11 D18
- 32 9 MAXBUS_DATA<19> M10 D19
- 32 9 MAXBUS_DATA<20> R11 D20
- 32 9 MAXBUS_DATA<21> U11 D21
- 32 9 MAXBUS_DATA<22> M11 D22
- 32 9 MAXBUS_DATA<23> T11 D23
- 32 9 MAXBUS_DATA<24> R10 D24
- 32 9 MAXBUS_DATA<25> M9 D25
- 32 9 MAXBUS_DATA<26> P10 D26
- 32 9 MAXBUS_DATA<27> U10 D27
- 32 9 MAXBUS_DATA<28> R9 D28
- 32 9 MAXBUS_DATA<29> M10 D29
- 32 9 MAXBUS_DATA<30> U9 D30
- 32 9 MAXBUS_DATA<31> V9 D31
- 32 9 MAXBUS_DATA<32> W5 D32
- 32 9 MAXBUS_DATA<33> U6 D33
- 32 9 MAXBUS_DATA<34> T5 D34
- 32 9 MAXBUS_DATA<35> U5 D35
- 32 9 MAXBUS_DATA<36> W7 D36
- 32 9 MAXBUS_DATA<37> R6 D37
- 32 9 MAXBUS_DATA<38> P7 D38
- 32 9 MAXBUS_DATA<39> V6 D39
- 32 9 MAXBUS_DATA<40> P17 D40
- 32 21 MAXBUS_DATA<41> R19 D41
- 32 21 MAXBUS_DATA<42> V18 D42
- 32 21 MAXBUS_DATA<43> R18 D43
- 32 21 MAXBUS_DATA<44> V19 D44
- 32 9 MAXBUS_DATA<45> T19 D45
- 32 9 MAXBUS_DATA<46> U19 D46
- 32 9 MAXBUS_DATA<47> M19 D47
- 32 9 MAXBUS_DATA<48> U18 D48
- 32 9 MAXBUS_DATA<49> M17 D49
- 32 9 MAXBUS_DATA<50> M18 D50
- 32 9 MAXBUS_DATA<51> T18 D51
- 32 9 MAXBUS_DATA<52> T18 D52
- 32 9 MAXBUS_DATA<53> T17 D53
- 32 21 MAXBUS_DATA<54> M3 D54
- 32 9 MAXBUS_DATA<55> V17 D55
- 32 9 MAXBUS_DATA<56> U4 D56
- 32 9 MAXBUS_DATA<57> U8 D57
- 32 9 MAXBUS_DATA<58> U7 D58
- 32 9 MAXBUS_DATA<59> R7 D59
- 32 9 MAXBUS_DATA<60> P6 D60
- 32 9 MAXBUS_DATA<61> R8 D61
- 32 21 MAXBUS_DATA<62> W8 D62
- 32 9 MAXBUS_DATA<63> T8 D63



U3600
 BGA
 (2 OF 6)
 AB-X-X-6
 OMIT
 CRITICAL

- DP0 T3 NC
- DP1 W4 NC
- DP2 T4 NC
- DP3 W5 NC
- DP4 M6 NC
- DP5 V3 NC
- DP6 N8 NC
- DP7 W6 NC
- DBG* M2 MAXBUS_CPU0_DBG_L
- DRDY* R3 MAXBUS_CPU0_DRDY_L_R
- DTIO G1 MAXBUS_EDTI
- DTI1 K1 MAXBUS_DTI<0>
- DTI2 P1 MAXBUS_DTI<1>
- DTI3 N1 MAXBUS_DTI<2>
- TA* K6 MAXBUS_TA_L
- TEA* L1 MAXBUS_TEA_L
- HIT* R2 MAXBUS_CPU0_HIT_L



A8 MaxBus (CPU0)
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	36	115




Page Notes

Power aliases required by this page:


- =PPIV5R1V8_MAXBUS
 - =PP3V3_PWRON_PLLSEL
- Signal aliases required by this page:
- =CPU0_JTAG_TDI
 - =CPU0_JTAG_TDO
 - =CPU0_JTAG_TMS
 - =CPU0_JTAG_TCK
 - =CPU0_JTAG_TRST_L
 - =CPU_HRESET_L (Reset given to all processors)

BOM options provided by this page:

- CPU0_PLL0_0/1
 - CPU0_PLL1_0/1
 - CPU0_PLL2_0/1
 - CPU0_PLL3_0/1
 - CPU0_PLL4_0/1
 - CPU0_PLL5_0/1
- These must be selected to set the CPU core to Maxbus frequency ratio to attain the desired spec
- MAXBUS_1V5 - MAXBUS_1V8
- One of these must be selected to set the Maxbus voltage
- * the MAXBUS_1V5 option does not exist for A7PM
 - CPU_A7PM - CPU_A8
- One of these must be selected to ensure the the above strap is interpreted correctly




CPU0 PLL CONFIG CIRCUITRY




BUS TYPE SELECT

SIGNAL	TIED	MODE
CPU0_BMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE



MAXBUS VSEL



A7PM

OVDD	BVSEL0	BVSEL1
1.8V INTERFACE	GND	OVDD
2.5V INTERFACE	OVDD	OVDD
2.5V INTERFACE	CPU_HRESET_L	OVDD
RESERVED(1.5V)	CPU_HRESET_INV	OVDD

A8


OVDD	BVSEL0	BVSEL1
1.8V INTERFACE	GND	GND
1.5V INTERFACE	OVDD	GND
RESERVED	CPU_HRESET_L	GND
RESERVED	CPU_HRESET_INV	GND
2.5V INTERFACE	GND	OVDD
2.5V INTERFACE	OVDD	OVDD
RESERVED	CPU_HRESET_L	OVDD
RESERVED	CPU_HRESET_INV	OVDD

CPU0 FREQUENCY CONFIGURATION


() Indicates DFS setting supported by A8 only

BOM GROUP	DFS SUPPORT	F/2	F/4	PLL BITS 012345	BOM OPTIONS
CPU0_BUSRATIO_1_0X	-	-	-	001100	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_2_0X	-	-	-	010000	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_3_0X	-	-	-	100000	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_4_0X	2.0X	-	-	101000	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_5_0X	2.5X	-	-	101100	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_5_5X	(2.75X)	-	-	100100	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_6_0X	3.0X	-	-	110100	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_6_5X	(3.25X)	-	-	010100	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_7_0X	3.5X	-	-	001000	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_7_5X	(3.75X)	-	-	000100	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_8_0X	4.0X	2.0X	-	110000	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_8_5X	(4.25X)	-	-	011000	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_9_0X	4.5X	(2.25X)	-	011110	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_9_5X	(4.75X)	-	-	011100	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_10_0X	5.0X	2.5X	-	101010	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_10_5X	(5.25X)	-	-	100010	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_11_0X	5.5X	(2.75X)	-	100110	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_11_5X	(5.75X)	-	-	000000	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_12_0X	6.0X	3.0X	-	101110	CPU0_PLL0_1, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_12_5X	(6.25X)	-	-	111110	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_13_0X	6.5X	(3.25X)	-	010110	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_13_5X	(6.75X)	-	-	111000	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_0, CPU0_PLL5_0
CPU0_BUSRATIO_14_0X	7.0X	3.5X	-	110010	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_15_0X	7.5X	(3.75X)	-	000110	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_16_0X	8.0X	4.0X	-	110110	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_17_0X	8.5X	(4.25X)	-	000010	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_18_0X	9.0X	4.5X	-	001010	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_20_0X	10.0X	5.0X	-	001110	CPU0_PLL0_0, CPU0_PLL1_0, CPU0_PLL2_1, CPU0_PLL3_1, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_21_0X	10.5X	(5.25X)	-	010010	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_0, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_24_0X	12.0X	6.0X	-	011010	CPU0_PLL0_0, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0
CPU0_BUSRATIO_28_0X	14.0X	7.0X	-	111010	CPU0_PLL0_1, CPU0_PLL1_1, CPU0_PLL2_1, CPU0_PLL3_0, CPU0_PLL4_1, CPU0_PLL5_0


CPU PULLUPS



INTERRUPT PULL-UPS



CPU PULLDOWNS



A8 Configuration Straps

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	37	115	

Page Notes


Power aliases required by this page:
 - =PPVCORE_CPU0

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

VCORE BULK CAPS



40 X 1 UF (0402)



24 X 10 UF (0603)



TP_CPU0_SENSEGND1
 TP_CPU0_SENSEGND2
 (Kelvin sense points)



A8 Power (CPU0)
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT OF		
NONE	38 OF		115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
MEM	THERM	THERM	
MEM	THERM	THERM	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0270	1	RES, 3.48K, 1%, 1/16W, MF-LF, 402, SMD	R3946	CPU0_VCORE_IV22
114S0258	1	RES, 2.61K, 1%, 1/16W, MF-LF, 402, SMD	R3944	CPU0_VCORE_IV22
114S0246	1	RES, 2.0K, 1%, 1/16W, MF-LF, 402, SMD	R3946	CPU0_VCORE_IV28
114S0294	1	RES, 6.04K, 1%, 1/16W, MF-LF, 402, SMD	R3944	CPU0_VCORE_IV28
114S0276	1	RES, 4.02K, 1%, 1/16W, MF-LF, 402, SMD	R3946	CPU0_VCORE_IV30
114S0254	1	RES, 2.43K, 1%, 1/16W, MF-LF, 402, SMD	R3944	CPU0_VCORE_IV30
114S0246	1	RES, 2.0K, 1%, 1/16W, MF-LF, 402, SMD	R3946	CPU0_VCORE_IV33
114S0294	1	RES, 6.04K, 1%, 1/16W, MF-LF, 402, SMD	R3944	CPU0_VCORE_IV33



(WITH VCORE OFFSET)


1.5GHZ
1.260V -> 0.940V
(CPU SPEC: 1.220V -> 0.930V)

1.67GHZ
1.320V -> 0.940V
(CPU SPEC: 1.280V -> 0.930V)

1.67GHZ
1.340V -> 0.940V
(CPU SPEC: 1.300V -> 0.930V)

1.67GHZ
1.370V -> 0.940V
(CPU SPEC: 1.330V -> 0.930V)

Keep trace fat (1.00-2.54 mm) and short!!



OUTPUT VOLTAGE

VDAC	D4=0	D4=1	D3	D2	D1	D0
2.00	1.275	0	0	0	0	0
1.95	1.250	0	0	0	0	1
1.90	1.225	0	0	0	1	0
1.85	1.200	0	0	1	0	1
1.80	1.175	0	1	0	0	0
1.75	1.150	0	1	0	1	1
1.70	1.125	0	1	1	0	0
1.65	1.100	0	1	1	1	1
1.60	1.075	1	0	0	0	0
1.55	1.050	1	0	0	1	0
1.50	1.025	1	0	1	0	0
1.45	1.000	1	0	1	1	1
1.40	0.975	1	1	0	0	0
1.35	0.950	1	1	0	1	0
1.30	0.925	1	1	1	0	0
NO CPU	NO CPU	1	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
 When A/B_ is low (slow): <=1K-ohm -> 0
 >=100K-ohm -> 1


If all pull-ups are >=100K and all pull-downs are <=1K, V_A = V_B.

GROUND SENSE VOLTAGE DIVIDER
 This allows for an offset to the ground sense to adjust the output voltage.
 VREF = 2.0V WITH A 0.85 SCALE FACTOR, HENCE VOFFSET = 1.7V * (R1/(R1+R2)) AND VCORE = VDAC + VOFFSET.

NOTE: R3945 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

FMAX CONNECTOR




CPU VCore Supply

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



CPU PLL POWER SUPPLY

$$AVDD = 0.59 * (1 + R4620 / R4621)$$

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480349	1	RES, 23.2K, 1%, 1/16W, MF-LF, 402, SMD	R4621	CPU0_AVDD_1V22
11480346	1	RES, 21.5K, 1%, 1/16W, MF-LF, 402, SMD	R4621	CPU0_AVDD_1V28
11480344	1	RES, 20.5K, 1%, 1/16W, MF-LF, 402, SMD	R4621	CPU0_AVDD_1V30
11480342	1	RES, 19.6K, 1%, 1/16W, MF-LF, 402, SMD	R4621	CPU0_AVDD_1V33

CPU AVDD Supply

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT		OF
NONE	46		115

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	NET_TYPE	
				RAM_CLK_0	RAM_CLKDDR_0_P_R 38 39
				RAM_CLK_0	RAM_CLKDDR_0_N_R 38 39
				RAM_CLK_1	RAM_CLKDDR_1_P_R 38 39
				RAM_CLK_1	RAM_CLKDDR_1_N_R 38 39
				RAM_CLK_2	RAM_CLKDDR_2_P_R 38 39
				RAM_CLK_2	RAM_CLKDDR_2_N_R 38 39
				RAM_CLK_3	RAM_CLKDDR_3_P_R 38 39
				RAM_CLK_3	RAM_CLKDDR_3_N_R 38 39
				RAM_CKE_0	RAM_CKE_R<1..0> 38 39
				RAM_CKE_1	RAM_CKE_R<3..2> 38 39
				RAM_CS_0	RAM_CS_L_R<1..0> 38 39
				RAM_CS_1	RAM_CS_L_R<3..2> 38 39
				RAM_ADDR_CTL	RAM_ADDR_R<13..0> 38 39
				RAM_ADDR_CTL	RAM_BA_R<2..0> 38 39
				RAM_ADDR_CTL	RAM_RAS_L_R 38 39
				RAM_ADDR_CTL	RAM_CAS_L_R 38 39
				RAM_ADDR_CTL	RAM_WE_L_R 38 39
				RAM_ODT0	RAM_ODT_R<0> 38 39
				RAM_ODT1	RAM_ODT_R<1> 38 39
				RAM_DQS0	RAM_DQS_P_R<0> 38 39
				RAM_DQS1	RAM_DQS_P_R<1> 38 39
				RAM_DQS2	RAM_DQS_P_R<2> 38 39
				RAM_DQS3	RAM_DQS_P_R<3> 38 39
				RAM_DQS4	RAM_DQS_P_R<4> 38 39
				RAM_DQS5	RAM_DQS_P_R<5> 38 39
				RAM_DQS6	RAM_DQS_P_R<6> 38 39
				RAM_DQS7	RAM_DQS_P_R<7> 38 39
				RAM_DQM0	RAM_DQM_R<0> 38 39
				RAM_DQM1	RAM_DQM_R<1> 38 39
				RAM_DQM2	RAM_DQM_R<2> 38 39
				RAM_DQM3	RAM_DQM_R<3> 38 39
				RAM_DQM4	RAM_DQM_R<4> 38 39
				RAM_DQM5	RAM_DQM_R<5> 38 39
				RAM_DQM6	RAM_DQM_R<6> 38 39
				RAM_DQM7	RAM_DQM_R<7> 38 39
				RAM_DATA_0	RAM_DATA_R<7..0> 38 39
				RAM_DATA_1	RAM_DATA_R<15..8> 38 39
				RAM_DATA_2	RAM_DATA_R<23..16> 38 39
				RAM_DATA_3	RAM_DATA_R<31..24> 38 39
				RAM_DATA_4	RAM_DATA_R<39..32> 38 39
				RAM_DATA_5	RAM_DATA_R<47..40> 38 39
				RAM_DATA_6	RAM_DATA_R<55..48> 38 39
				RAM_DATA_7	RAM_DATA_R<63..56> 38 39




Page Notes

Power aliases required by this page:
 - =PP1V8_PWRON_I2_RAM
 - =PP1V8_RAM_I2_VREF

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



I2 Memory Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE

DRAWING NUMBER: D 051-6839


SHEET: 47 OF 115

REV: E


Main Memory Series Termination

SERIES RESISTORS FOR CONTROL SIGNALS

PINS ARE SWAPPABLE FOR RPAKS RP4800-RP4804





SERIES RESISTORS FOR CLOCKS



SERIES RESISTORS FOR CS / CKE

Do not swap with other RPAKs



ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_0
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_1
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_2
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_3
DIFF	RAM_DIFF	RAM_DIFF	RAM_CLK_4
DIFF	RAM	RAM	RAM_CKE<3..0>
DIFF	RAM	RAM	RAM_CS L<3..0>
DIFF	RAM	RAM	RAM_ADDR<13..0>
DIFF	RAM	RAM	RAM_BA<2..0>
DIFF	RAM	RAM	RAM_RAS L
DIFF	RAM	RAM	RAM_CAS L
DIFF	RAM	RAM	RAM_WE L
DIFF	RAM	RAM	RAM_ODT<1..0>
DIFF	RAM	RAM	RAM_DOS<7..0>
DIFF	RAM	RAM	RAM_DOM<7..0>
DIFF	RAM	RAM	RAM_DATA<63..0>

ECSETS provided by memory controller.

Memory Series Termination

SYNC_MASTER=MARIAS-NDIFF SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6839 REV. E

SCALE NONE SHEET 48 OF 115



SLOT "A"
UPPER/STD SLOT
FACTORY SLOT

DDR2 VREF
ONE 0.1UF PER SLOT

DDR2 BYPASS
SLOT "A"

DDR2 VREF
ADD ONE 0.1UF PER SLOT

DDR2 SO-DIMM Slot A

SYNC_MASTER=MARIAS-MDIFF SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT OF		
NONE	50		115

ADDR=0XA0 (WR) / 0XA1 (RD)




M11 Frame Buffer Constraints

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6839	REV. E
	SCALE NONE	SHT 55	OF 115



ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
AGP_CLK	CLOCK	CLOCK		
I2_AGP_FBCLK	I2_FBCLK	I2_FBCLK		
AGP_AD_0	AGP	AGP		
AGP_AD_1	AGP	AGP		
AGP_AD_2	AGP	AGP		
AGP_AD_3	AGP	AGP		
AGP_AD_4	AGP	AGP		
AGP_AD_5	AGP	AGP		
AGP_AD_6	AGP	AGP		
AGP_AD_7	AGP	AGP		
AGP_AD_8	AGP	AGP		
AGP_AD_9	AGP	AGP		
AGP_AD_10	AGP	AGP		
AGP_AD_11	AGP	AGP		
AGP_AD_12	AGP	AGP		
AGP_AD_13	AGP	AGP		
AGP_AD_14	AGP	AGP		
AGP_AD_15	AGP	AGP		
AGP_AD_16	AGP	AGP		
AGP_AD_17	AGP	AGP		
AGP_AD_18	AGP	AGP		
AGP_AD_19	AGP	AGP		
AGP_AD_20	AGP	AGP		
AGP_AD_21	AGP	AGP		
AGP_AD_22	AGP	AGP		
AGP_AD_23	AGP	AGP		
AGP_AD_24	AGP	AGP		
AGP_AD_25	AGP	AGP		
AGP_AD_26	AGP	AGP		
AGP_AD_27	AGP	AGP		
AGP_AD_28	AGP	AGP		
AGP_AD_29	AGP	AGP		
AGP_AD_30	AGP	AGP		
AGP_AD_31	AGP	AGP		
AGP_AD_32	AGP	AGP		
AGP_AD_33	AGP	AGP		
AGP_AD_34	AGP	AGP		
AGP_AD_35	AGP	AGP		
AGP_AD_36	AGP	AGP		
AGP_AD_37	AGP	AGP		
AGP_AD_38	AGP	AGP		
AGP_AD_39	AGP	AGP		
AGP_AD_40	AGP	AGP		
AGP_AD_41	AGP	AGP		
AGP_AD_42	AGP	AGP		
AGP_AD_43	AGP	AGP		
AGP_AD_44	AGP	AGP		
AGP_AD_45	AGP	AGP		
AGP_AD_46	AGP	AGP		
AGP_AD_47	AGP	AGP		
AGP_AD_48	AGP	AGP		
AGP_AD_49	AGP	AGP		
AGP_AD_50	AGP	AGP		
AGP_AD_51	AGP	AGP		
AGP_AD_52	AGP	AGP		
AGP_AD_53	AGP	AGP		
AGP_AD_54	AGP	AGP		
AGP_AD_55	AGP	AGP		
AGP_AD_56	AGP	AGP		
AGP_AD_57	AGP	AGP		
AGP_AD_58	AGP	AGP		
AGP_AD_59	AGP	AGP		
AGP_AD_60	AGP	AGP		
AGP_AD_61	AGP	AGP		
AGP_AD_62	AGP	AGP		
AGP_AD_63	AGP	AGP		
AGP_AD_64	AGP	AGP		
AGP_AD_65	AGP	AGP		
AGP_AD_66	AGP	AGP		
AGP_AD_67	AGP	AGP		
AGP_AD_68	AGP	AGP		
AGP_AD_69	AGP	AGP		
AGP_AD_70	AGP	AGP		
AGP_AD_71	AGP	AGP		
AGP_AD_72	AGP	AGP		
AGP_AD_73	AGP	AGP		
AGP_AD_74	AGP	AGP		
AGP_AD_75	AGP	AGP		
AGP_AD_76	AGP	AGP		
AGP_AD_77	AGP	AGP		
AGP_AD_78	AGP	AGP		
AGP_AD_79	AGP	AGP		
AGP_AD_80	AGP	AGP		
AGP_AD_81	AGP	AGP		
AGP_AD_82	AGP	AGP		
AGP_AD_83	AGP	AGP		
AGP_AD_84	AGP	AGP		
AGP_AD_85	AGP	AGP		
AGP_AD_86	AGP	AGP		
AGP_AD_87	AGP	AGP		
AGP_AD_88	AGP	AGP		
AGP_AD_89	AGP	AGP		
AGP_AD_90	AGP	AGP		
AGP_AD_91	AGP	AGP		
AGP_AD_92	AGP	AGP		
AGP_AD_93	AGP	AGP		
AGP_AD_94	AGP	AGP		
AGP_AD_95	AGP	AGP		
AGP_AD_96	AGP	AGP		
AGP_AD_97	AGP	AGP		
AGP_AD_98	AGP	AGP		
AGP_AD_99	AGP	AGP		
AGP_AD_100	AGP	AGP		

Page Notes


Power aliases required by this page:
 - =PP3V3_AGP
 - =PP1V5_AGP
 - =PP1V5_I2_AGP

Signal aliases required by this page:
 - =I2_AGP_VREF - VRef from graphics card or on-board graphics controller
 - =I2_AGP_FBCLK_IN - AGP feedback clock input. Length should match that of clock from I2 to AGP device.


BOM options provided by this page:
 (NONE)

NOTE: I2 implements an AGP 4x bridge. AGP 8x signals are not provided by this page.

AGP I/O DECOUPLING



AGP PULL-UPS/PULL DOWNS



I2 AGP Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	56	115	

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
720	CLOCK	CLOCK	

AGP_CLK66M_GPU 11 44



Page Notes

Power aliases required by this page:
 - =PP3V3_AGP
 - =PP1V5_AGP

Signal aliases required by this page:
 - =AGP_VREF - Vref divider output for both GPU and NB
 - =AGP_GPU_RESET_L - Active low reset for GPU

BOM options provided by this page:
 (NONE)

NOTE: AGP 8x signals are not provided by this page.



GPU (M11) AGP Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE	SHT	OF
		57	115

Page Notes


Power aliases required by this page:
 - =PPVIN_LTC1778_GPU
 - =PP5V_PWRON_LTC1778_GPU_EXTVCC
 - =PPVCORE_GPU_REG

Signal aliases required by this page:
 - =GPUVCORE_PGOOD - Active high Power Good signal for power sequencing


BOM options provided by this page:
 - GPU_PWRPLAY

NOTE: Implements "Power Miser" feature for ATI GPUs

GPU VCore SUPPLY



WHEN VCORE_CNTL HIGH => 1.307V
 $1.307V = 0.8V * (1 + Ra * (Rc + Rb) / (Rc * Rb))$
 WHEN VCORE_CNTL LOW => 1.054V
 $1.054V = 0.8V * (1 + Ra / Rb)$



GPU VCore Supply
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE	SHT	OF
		58	115



Power aliases required by this page:
 - =PP1V5_GPU_VDD15
 - =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

GPU VCORE - 1.3V/1.05V

Internal I/O - 1.3V/1.05V



Internal I/O - 1.5V



OMIT CRITICAL U5700 M11P BGA (6 OF 8)

HOST GROUND

CORE GND

I/O GROUND

GPU (M11) Core Power

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	59	115	

Page Notes

Power aliases required by this page:
 - =PP1V8R2V5_GPU_FB_VIO - =PP1V8_GPU_PANEL_IO
 - =PP3V3_GPU_VDDR3 - =PP1V8_GPU_LVDS_PLL
 - =PP1V5_GPU_DVO - =PP2V5_GPU_LVDS_IO
 - =PP1V8_GPU_DVO - =PP2V5_GPU_LVDS_IO
 - =PP1V5R3V3_DVO_VREF - =PP1V5_AGP

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - DVO_1V5 - GPU_LVDDR_2V5
 - DVO_1V8 - GPU_LVDDR_2V8

NOTE: Implements a low-swing DVO bus only

D

D

C


C

B

B








A

A



OMIT
 CRITICAL
 U5700
 M11P
 BGA
 (7 OF 8)

- A15
- A21
- A28
- A9
- AA1
- AA4
- AA7
- AA8
- AD4
- B1
- B30
- D11
- D13
- D14
- D17
- D19
- D20
- D23
- D26
- D5
- D8
- E27
- F4
- G10
- G13
- G15
- G19
- G22
- G27
- G7
- H10
- H13
- H15
- H17
- H19
- H22
- J1
- J23
- J24
- J4
- J7
- J8
- L27
- L8
- M4
- N4
- N7
- N8
- R1
- R4
- T4
- T7
- T8
- V4
- V7
- V8



GPU (M11) I/O Power

SYNC_MASTER=ARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	60	115	


Page Notes

Power aliases required by this page:
 - =PP1V8R2V5_GPU_FB_VIO
 - =PP1V8_GPU_MEMVMODE

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - GPU_MEMIO_1V8
 - GPU_MEMIO_2V5

GPU Frame Buffer Series Term



GPU (M11) Frame Buffer I/F

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005




NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	61	115	

Power aliases required by this page:
- =PPIV8_FB_VDD
- =PPIV8_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)




Table with columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, SPACING, PHYSICAL, DIFFERENTIAL_PAIR. Lists constraints like FB_A_CLK_0_P, FB_A_CLK_0_N, etc.



GPU Frame Buffer A
SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PPIV8_FB_VDD
- =PPIV8_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

Table with columns: ELECTRICAL_CONSTRAINT_SET, SPACING, PHYSICAL, DIFFERENTIAL_PAIR. Lists constraints like FB_B_CLKDDR_0_P, FB_B_CLKDDR_0_N, etc.



GPU Frame Buffer B
SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_GPIOS
 - =PP2V5_PVDD
 - =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
 - =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
 - =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:
 (NONE)

D

D

C


C

B

B

A

A



GPU (M11) GPIOs/Straps

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	64	115	

Page Notes


Power aliases required by this page:
 - =PP3V3_GPU_CLOCKS - =PP3V3_GPU_PWRSEQ
 - =PPVIN_GPU_LVDDR_LDO - =PP2V5_GPU_PWRSEQ
 - =PP2V5_GPU_LVDDR_LDO - =PP1V8_GPU_PWRSEQ
 - =PP1V5_GPU_PWRSEQ

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 - GPU_SS - GPU_LVDDR_2V8

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
R60	ATI_CLK27M	CLOCK	CLOCK
R64	ATI_CLK27M	CLOCK	CLOCK
R65	ATI_CLK27M	CLOCK	CLOCK
R61	ATI_CLK27M_SS	CLOCK	CLOCK
R62	ATI_CLK27M_SS	CLOCK	CLOCK


M11 Power Shutdown Sequencing



27M OSC




LVDDR 2.8V LDO



PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1188	353S1140	GPU_LVDDR_2V8	U6530	Primary is 2.7V/Alt is 2.8V

SPREAD SPECTRUM SUPPORT
 S0=1;S1=M => -1.5% DOWN-SPREAD



GPU (M11) Clocks/Misc

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	65	115	


Page Notes

Power aliases required by this page:
 - =PP2V5_GPU_A2VDD - =PP1V8_GPU_AVDD
 - =PP1V8_GPU_TPVDV - =PP3V3_GPU_GPIOS

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - DVO_1V5 - GPU_VDDR4_3V3
 - DVO_1V8 - DVO_3V3

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR	
	SPACING	PHYSICAL		
R6600	DVO	DVO		GPU DVOD R<23..0>
R6601	DVO	DVO		GPU DVO HSYNC R
R6602	DVO	DVO		GPU DVO VSYNC R
R6603	DVO	DVO		GPU DVO DE R
R6604	DVO	DVO		GPU DVO CLKP R
R6605	LVDS_DATA	LVDS	LVDS_U0	LVDS U0_P
R6606	LVDS_DATA	LVDS	LVDS_U0	LVDS U0_N
R6607	LVDS_DATA	LVDS	LVDS_U1	LVDS U1_P
R6608	LVDS_DATA	LVDS	LVDS_U1	LVDS U1_N
R6609	LVDS_DATA	LVDS	LVDS_U2	LVDS U2_P
R6610	LVDS_DATA	LVDS	LVDS_U2	LVDS U2_N
R6611	LVDS_CLK_UPPER	LVDS	LVDS_UCLK	CLKLVDS U_P
R6612	LVDS_CLK_UPPER	LVDS	LVDS_UCLK	CLKLVDS U_N
R6613	LVDS_DATA	LVDS	LVDS_L0	LVDS L0_P
R6614	LVDS_DATA	LVDS	LVDS_L0	LVDS L0_N
R6615	LVDS_DATA	LVDS	LVDS_L1	LVDS L1_P
R6616	LVDS_DATA	LVDS	LVDS_L1	LVDS L1_N
R6617	LVDS_DATA	LVDS	LVDS_L2	LVDS L2_P
R6618	LVDS_DATA	LVDS	LVDS_L2	LVDS L2_N
R6619	LVDS_CLK_LOWER	LVDS	LVDS_LCLK	CLKLVDS L_P
R6620	LVDS_CLK_LOWER	LVDS	LVDS_LCLK	CLKLVDS L_N
R6621	VGA	VGA		GPU VGA_R
R6622	VGA	VGA		GPU VGA_G
R6623	VGA	VGA		GPU VGA_B
R6624	VGA_CONN	VGA_CONN		VGA_R
R6625	VGA_CONN	VGA_CONN		VGA_G
R6626	VGA_CONN	VGA_CONN		VGA_B
R6627	TV	TV		GPU TV_Y
R6628	TV	TV		GPU TV_C
R6629	TV	TV		GPU TV_COMP
R6630	TV_CONN	TV_CONN		TV_Y
R6631	TV_CONN	TV_CONN		TV_C
R6632	TV_CONN	TV_CONN		TV_COMP



GPU (M11) DVI/DAC Outputs

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	66	115	

Page Notes

Power aliases required by this page:
 - =PP3V3_RUN_SI - =PP1V5R3V3_DVO_VREF

Signal aliases required by this page:
 - =SI_TMDS_RESET_L - =RP67xxPy (pinswappable series R)
 - =SI_I2C_CLK
 - =SI_I2C_DATA

BOM options provided by this page:
 - TMDS_EXT - DVO_LV5 - DVO_3V3
 - TMDS_DUAL - DVO_LV8

Net Spacing Type: TMDS
 Net Physical Type: TMDS


NOTE: Target differential impedance for TMDS data pairs is 100 ohms.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
GPU_DVO_LOWER	DVO	DVO	GPU_DVOD<0..11>
GPU_DVO_BOTH	DVO	DVO	GPU_DVO_HSYNC
GPU_DVO_BOTH	DVO	DVO	GPU_DVO_VSYNC
GPU_DVO_BOTH	DVO	DVO	GPU_DVO_DE
GPU_DVO_CLKP	DVO	DVO	GPU_DVO_CLKP
TMDS_CLK	TMDS	TMDS	SI_TMDS_CLK
TMDS_DATA	TMDS	TMDS	SI_TMDS_D0
TMDS_DATA	TMDS	TMDS	SI_TMDS_D1
TMDS_DATA	TMDS	TMDS	SI_TMDS_D2


Lower DVO Termination

Place close to GPU

One each for: GPU_DVOD<0..11>
 GPU_DVO_HSYNC
 GPU_DVO_VSYNC
 GPU_DVO_DE
 GPU_DVO_CLKP





SILICON IMAGE TMDS




EXTERNAL TMDS TERMINATION

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN



ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
TMDS	TMDS	TMDS	TMDS_CLK
TMDS	TMDS	TMDS	TMDS_CLKP
TMDS	TMDS	TMDS	TMDS_CLKN
TMDS	TMDS	TMDS	TMDS_D0
TMDS	TMDS	TMDS	TMDS_DP<0>
TMDS	TMDS	TMDS	TMDS_D1
TMDS	TMDS	TMDS	TMDS_DN<0>
TMDS	TMDS	TMDS	TMDS_D1
TMDS	TMDS	TMDS	TMDS_DP<1>
TMDS	TMDS	TMDS	TMDS_D2
TMDS	TMDS	TMDS	TMDS_DP<2>
TMDS	TMDS	TMDS	TMDS_D2
TMDS	TMDS	TMDS	TMDS_DN<2>


The DVO bus can be run with 3.3V or 1.5V/1.8V signaling. The power rail for the reference should be connected to the GPU DVO rail.



Lower TMDS Transmitter
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	67	115



Page Notes

Power aliases required by this page:
 - =PP3V3_RUN_SI

Signal aliases required by this page:
 - =SI_I2C_CLK - =SI_TMDS_RESET_L
 - =SI_I2C_DATA - =RP68xxPy (pin-swappable series R)




BOM options provided by this page:
 - TMDS_DUAL

Net Spacing Type: TMDS
 Net Physical Type: TMDS


NOTE: Target differential impedance for TMDS data pairs is 100 ohms.

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
GPU_DVO_UPPER	DVO	DVO	
GPU_DVOD20	DVO	DVO	
GPU_DVO_UPPER	DVO	DVO	
GPU_DVO_VSYNC	PROVIDED BY LOWER TXMR		
GPU_DVO_DE	PROVIDED BY LOWER TXMR		
GPU_DVO_CLKP	PROVIDED BY LOWER TXMR		
TMDS_DATA	TMDS	TMDS	SI TMDS_D3
TMDS_DATA	TMDS	TMDS	SI TMDS_D3
TMDS_DATA	TMDS	TMDS	SI TMDS_D4
TMDS_DATA	TMDS	TMDS	SI TMDS_D4
TMDS_DATA	TMDS	TMDS	SI TMDS_D5
TMDS_DATA	TMDS	TMDS	SI TMDS_D5
TMDS_D3	TMDS	TMDS	TMDS_D3
TMDS_D3	TMDS	TMDS	TMDS_D3
TMDS_D4	TMDS	TMDS	TMDS_D4
TMDS_D4	TMDS	TMDS	TMDS_D4
TMDS_D5	TMDS	TMDS	TMDS_D5
TMDS_D5	TMDS	TMDS	TMDS_D5


Upper DVO series termination



Upper Channel Series Termination



Upper Channel Common-mode Termination



Upper TMDS Transmitter

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE: D DRAWING NUMBER: 051-6839 REV. E

SCALE: NONE SHEET: 68 OF 115

LCD (LVDS) INTERFACE



INVERTER INTERFACE



Internal Display Conns





SYNC_MASTER=ARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE	SHT	OF
		69	115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_CLK	TMDS_CONN_CLK
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_CLKN	TMDS_CONN_CLKN
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D0	TMDS_CONN_DP<0>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D0	TMDS_CONN_DN<0>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D1	TMDS_CONN_DP<1>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D1	TMDS_CONN_DN<1>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D2	TMDS_CONN_DP<2>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D2	TMDS_CONN_DN<2>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D3	TMDS_CONN_DP<3>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D3	TMDS_CONN_DN<3>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D4	TMDS_CONN_DP<4>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D4	TMDS_CONN_DN<4>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D5	TMDS_CONN_DP<5>
E540	TMDS_CONN_TMDS_CONN		TMDS_CONN_D5	TMDS_CONN_DN<5>



Power key detect path when system is shutdown or asleep... DDC CLK is isolated from GPU during shutdown. When power key on, remote device is pressed, 5V will be driven into DDC CLK. Since hot rails will be low, TP0610 will turn on, driving SYS_POWER_BUTTON_L low. As hot rails rise, TP0610 will turn off, as will remote device path into DDC CLK. Isolation will be disabled as well.



External Display Conns

SYNC_MASTER=MARIAS-PDIFF SYNC_DATE=06/02/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE	SHT	70 OF 115


Page Notes

Power aliases required by this page:
 - =PP3V3_PCI_ROM

Signal aliases required by this page:
 - =ROM_FWD_L

BOM options provided by this page:
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7100 part number.



BootROM


SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	71	115	



ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
PCI_CLK_SLOTA	CLOCK	CLOCK	
PCI_CLK_SLOTD	CLOCK	CLOCK	
I2_PCI_FBCLK	I2_FBCLK	I2_FBCLK	
PCI_AD<16..0>	PCI	PCI	
PCI_AD<17>	PCI	PCI	
PCI_AD<19..18>	PCI	PCI	
PCI_AD<20>	PCI	PCI	
PCI_AD<21>	PCI	PCI	
PCI_AD<23..22>	PCI	PCI	
PCI_AD<31..24>	PCI	PCI	
PCI_CBE L<3..0>	PCI	PCI	
PCI_FRAME L	PCI	PCI	
PCI_DEVSEL L	PCI	PCI	
PCI_TRDY L	PCI	PCI	
PCI_STOP L	PCI	PCI	
PCI_PAR	PCI	PCI	
PCI_SLOTA_REQ L	PCI	PCI	
PCI_SLOTA_GNT L	PCI	PCI	
PCI_SLOTD_REQ L	PCI	PCI	
PCI_SLOTD_GNT L	PCI	PCI	


NET_TYPE	NET	VALUE
	TP_PCI_CLK33M_SLOTA_R	11 59
	TP_PCI_CLK33M_SLOTD_R	11 59
	I2_PCI_FBCLK_OUT_R	59
	I2_PCI_FBCLK_OUT	21 59
	PCI_AD<16..0>	58 59 60 61 62 (BOOTROM ADDR)
	PCI_AD<17>	11 58 59 60 61 (BOOTROM ADDR/SLOT A IDSEL)
	PCI_AD<19..18>	58 59 60 61 62 (BOOTROM ADDR)
	PCI_AD<20>	11 58 59 60 61 (SLOT D IDSEL)
	PCI_AD<21>	11 59 60 61 62 (SLOT E IDSEL)
	PCI_AD<23..22>	59 60 61 62 (PCI ONLY)
	PCI_AD<31..24>	58 59 60 61 62 (BOOTROM DATA)
	PCI_CBE L<3..0>	59 60 61 62
	PCI_FRAME L	6 59 60 61 62
	PCI_DEVSEL L	59 60 61 62
	PCI_TRDY L	6 59 60 61 62
	PCI_STOP L	6 59 60 61 62
	PCI_PAR	59 60 61 62
	PCI_SLOTA_REQ L	11 59
	PCI_SLOTA_GNT L	11 59
	PCI_SLOTD_REQ L	11 59
	PCI_SLOTD_GNT L	11 59

Page Notes

Power aliases required by this page:
 - =PP3V3_PCI


Signal aliases required by this page:
 - =I2_PCI_FBCLK_IN - PCI feedback clock input. Length should match that of longest clock from I2 to PCI device.

BOM options provided by this page:
 (NONE)



One resistor for each of:
 - PCI_FRAME_L
 - PCI_TRDY_L
 - PCI_IRDY_L
 - PCI_STOP_L

One resistor for each of:
 - PCI_SLOTA_GNT_L
 - PCI_SLOTA_REQ_L
 - PCI_SLOTD_GNT_L
 - PCI_SLOTD_REQ_L



SLOT E REQ/GNT pull-ups not provided by this page.

I2 PCI Interface
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE	SHT	OF
		72	115

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
NET	CLOCK	CLOCK	

=PCI_CLK33M_AIRPORT 11 60

Page Notes


Power aliases required by this page:
 - =PP3V3_PCI (802.11g Power)
 - =PP3V3_PWRON_BT (Bluetooth Power)

Signal aliases required by this page:
 - =PCI_CLK33M_AIRPORT (33MHz PCI clock)
 - =PCI_AIRPORT_RESET_L (PCI Reset)
 - =USB_BT_P (Bluetooth USB D+)
 - =USB_BT_N (Bluetooth USB D-)

BOM options provided by this page:
 (NONE)

PCI Devices implemented on this page:
 AD17 (Slot "A") - AirPort (0x???/0x???)

NOTE: This AirPort implementation does not support PME#.




Q85 Connector
 Q16C/516S0361/F-ST-SM
 Q41C/516S0352/M-ST-SM-LF

Q85 AIRPORT/BT CONN
 SYNC_MASTER=MARIAS-MDIFF SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE	SHT	OF
		73	115



NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
613	CLOCK	CLOCK	


MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

VOLTAGE=3.3V
MIN LINE WIDTH=0.5mm
MIN NECK WIDTH=0.25mm

VOLTAGE=3.3V
MIN LINE WIDTH=0.5mm
MIN NECK WIDTH=0.25mm

0.1uF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10Kv

PC CARD/CARDBUS CONNECTOR



Cardbus

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	74	115



ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
		CLOCK	CLOCK	

=PCI_CLK33M_USB2 11 62

Page Notes


Power aliases required by this page:
 - =PPVIO_PCI (to 3.3V or 5V)
 - =PP3V3_PCI_USB2 (D3cold rail)

Signal aliases required by this page:
 - =PCI_CLK33M_USB2
 - =PCI_USB2_REQ_L - =PCI_USB2_IDSEL
 - =PCI_USB2_GNT_L - =PCI_USB2_RESET_L
 - =PCI_USB2_INT_L

BOM options provided by this page:
 - USB2_NEC

PCI Devices implemented on this page:
 AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.



RP7510 & R7510-12 required to facilitate NAND-tree testing


NEC USB2	
SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	75	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
UATA_DD<15..8>	DATA	DATA		6 63	
UATA_DD<7>	DATA	DATA		6 63	
UATA_DD<6..0>	DATA	DATA		6 63	
UATA_DA<2..0>	DATA	DATA		6 63	
UATA_CS0 L R	DATA	DATA		6 63	
UATA_CS1 L R	DATA	DATA		63	
UATA_HSTROBE R	DATA	DATA		63	
UATA_STOP R	DATA	DATA		63	
UATA_DMACK L R	DATA	DATA		63	
UATA_RESET L R	DATA	DATA		63	
UATA_DSTROBE R	DATA	DATA		63	
UATA_DMARQ R	DATA	DATA		63	
UATA_INTRO R	DATA	DATA		63	
UATA_DD<15..0>	DATA	DATA		6 7 64	
UATA_DA<2..0>	DATA	DATA		6 7 64	
UATA_CS0 L	DATA	DATA		6 7 64	
UATA_CS1 L	DATA	DATA		7 63 64	
UATA_HSTROBE	DATA	DATA		7 63 64	
UATA_STOP	DATA	DATA		7 63 64	
UATA_DMACK L	DATA	DATA		7 63 64	
UATA_RESET L	DATA	DATA		7 63 64	
UATA_DSTROBE	DATA	DATA		7 63 64	
UATA_DMARQ	DATA	DATA		7 63 64	
UATA_INTRO	DATA	DATA		7 63 64	

UATA100 SERIES TERMINATION

PLACE CLOSE TO I2





One resistor for each of:
 - UATA_DD<15..0>(_R)
 - UATA_DA<2..0>(_R)
 - UATA_CS0 L(_R)
 (IDE_CS1FX_L)

Page Notes

Power aliases required by this page:
 (NONE)

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



I2 UATA Interface
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	81	115	

D

D

C

C

B



B

A

A

HDD CONNECTOR

ODD CONNECTOR



ATA Connectors
 Q16C/516S0357/M-ST-SM2-LF
 Q41C/516S0335/M-ST-SM1-LF

HDD/ODD Connectors
 SYNC_MASTER=MARIAS-PDIFF SYNC_DATE=06/02/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT OF		
NONE	82		115

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
[Symbol]	CLOCK	CLOCK	
[Symbol]	CLOCK	CLOCK	
[Symbol]	CLOCK	CLOCK	
[Symbol]	ENETCONN	ENETCONN	ENETCONN_0
[Symbol]	ENETCONN	ENETCONN	ENETCONN_0
[Symbol]	ENETCONN	ENETCONN	ENETCONN_1
[Symbol]	ENETCONN	ENETCONN	ENETCONN_1
[Symbol]	ENETCONN	ENETCONN	ENETCONN_2
[Symbol]	ENETCONN	ENETCONN	ENETCONN_2
[Symbol]	ENETCONN	ENETCONN	ENETCONN_3
[Symbol]	ENETCONN	ENETCONN	ENETCONN_3
[Symbol]	ENETCONN	ENETCONN	ENETCONN_1
[Symbol]	XTAL	XTAL	
[Symbol]	XTAL	XTAL	
[Symbol]	XTAL	XTAL	

Page Notes

Power aliases required by this page:
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

Net Spacing Type: ENET_MDI

Time to Line: 0.38 nms
 Length Tolerance: 50 mils
 Primary Max Sep: 5 mils
 Secondary Max Sep: 100 mils
 Secondary Length: 500 mils

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

Vesta Ethernet LowPwr Disables Vesta Ethernet Circuit







Circuit ensures Vesta LOWPWR signal is low when Vesta RESET* is asserted, and allows LOWPWR to assert when ethernet link is unpowered.

Vesta Config Straps:

PHYA<4..0>	PHY Address Select (Internal Pull-downs)	MANMS	Manual Master/Slave Configuration Select (Sets manual master/slave configuration enable bit (Internal Pull-down))
EM_10B	TBI Interface Select	HUB	Repeater Select (Sets Hub/DTE bit and master/slave configuration value bit (Internal Pull-down))
RGMIEN	RGMI Enable	ER	Edge Rate Select
FDX	Full-Duplex Select (Sets manual duplex mode bit (Internal Pull-up))	AN_EN	Auto-Negotiation Select
F1000	Speed Select (See table below (Internal Pull-up))	TXC_RXC_DELAY	TXC/RXC Delay (1 - If RGMI Mode enabled, RXC clock and GTXCLK are delayed by 1.9 ns (Internal Pull-down))
SPD0	Speed Select (See table below (Internal Pull-down))		

AN_EN	F1000	SPD0	Description
0	0	0	Force 10BASE-T
0	0	1	Force 100BASE-TX
0	1	X	Force 1000BASE-T (test use only)
1	0	0	Auto-negotiate advertise 10BASE-T
1	0	1	Auto-negotiate advertise 10/100BASE-TX
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T
1	1	1	Auto-negotiate advertise 1000BASE-T



Vesta Ethernet PHY

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	85	115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
R845	ENETCONN	ENETCONN	ENET_RJ45_0
R846	ENETCONN	ENETCONN	ENET_RJ45_0
R847	ENETCONN	ENETCONN	ENET_RJ45_1
R848	ENETCONN	ENETCONN	ENET_RJ45_1
R849	ENETCONN	ENETCONN	ENET_RJ45_2
R850	ENETCONN	ENETCONN	ENET_RJ45_2
R851	ENETCONN	ENETCONN	ENET_RJ45_3
R852	ENETCONN	ENETCONN	ENET_RJ45_3

Page Notes

Power aliases required by this page:
 - _PP2V5_ENET
 - _GND_CHASSIS_ENET

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



Transformers should be mirrored on opposite sides of the board

Ethernet Connector		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE COMPUTER INC.	SIZE	DRAWING NUMBER
	D	051-6839
SCALE	SHT	REV.
NONE	86 OF 115	E

8

7

6

5

4

3

2

1


ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
FW_D	FW	FW		FW D R<7..0>	6 9 68
FW_CTL	FW	FW		FW CTL R<1..0>	9 68 71
FW_LREQ	FW	FW		FW LREQ R	9 68 71
	FW	FW		FW LPS R	9 68 71
	FW	FW		FW LINKON	68 69
FW_PCLK	CLOCK	CLOCK		FW CLK98M_PCLK	68 69
FW_LCLK	CLOCK	CLOCK		FW CLK98M_LCLK R	68 69
FW_PINT	FW	FW		FW PINT	68 69

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



I2 FireWire Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT OF		
NONE	88 OF		115

8

7

6

5

4

3

2

1

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
PROVIDED BY LINK PAGE1	CLOCK	CLOCK		
	CLOCK	CLOCK		
FW_TPA0	FW_TP	FW_TP	FW_TPA0	FW_TPA0 P
FW_TPA0	FW_TP	FW_TP	FW_TPA0	FW_TPA0 N
FW_TPB0	FW_TP	FW_TP	FW_TPB0	FW_TPB0 P
FW_TPB0	FW_TP	FW_TP	FW_TPB0	FW_TPB0 N
FW_TPA1	FW_TP	FW_TP	FW_TPA1	FW_TPA1 P
FW_TPA1	FW_TP	FW_TP	FW_TPA1	FW_TPA1 N
FW_TPB1	FW_TP	FW_TP	FW_TPB1	FW_TPB1 P
FW_TPB1	FW_TP	FW_TP	FW_TPB1	FW_TPB1 N
FW_TPA2	FW_TP	FW_TP	FW_TPA2	FW_TPA2 P
FW_TPA2	FW_TP	FW_TP	FW_TPA2	FW_TPA2 N
FW_TPB2	FW_TP	FW_TP	FW_TPB2	FW_TPB2 P
FW_TPB2	FW_TP	FW_TP	FW_TPB2	FW_TPB2 N
VESTA_CLK24M_XTAL	XTAL	XTAL		VESTA_CLK24M_XTALI
	XTAL	XTAL		VESTA_CLK24M_XTALO
	XTAL	XTAL		VESTA_CLK24M_XTALO R

Page Notes

Power aliases required by this page:
 - =PPFW_PHY_CPS
 - =PP3V3_FW
 - =PP3V3_ENETFW
 - =PP2V5_ENETFW
 - =PP1V2_ENETFW

Signal aliases required by this page:
 - NONE

BOM options provided by this page:
 - VESTA_BILINGUAL_EN12
 If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.
 - VESTA_DS_ONLY_EN0
 If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
 - VESTA_PORT1_DISABLE
 If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.
 - VESTA_PORT2_DISABLE
 If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.
 - VESTA_PWR_CLASS_0
 If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW_TP

Line to Line: 0.38 mms
 Length Tolerance: 100 mils
 Primary Max Sep: 7.5 mils
 Secondary Max Sep: 100 mils
 Secondary Length: 500 mils

NOTE: Target differential impedance for FW data pairs is 110 ohms.

Vesta Config Straps:


DS_ONLY_EN12 - Port 1&2 Data/Strobe
 1 - Port 1&2 Data/Strobe mode only
 0 - Port 1&2 Bilingual mode
 (Internal Pull-up)

DS_ONLY_EN0 - Port 0 Data/Strobe
 1 - Port 0 Data/Strobe mode only
 0 - Port 0 Bilingual mode
 (Internal Pull-down)

PORT1_ENABLE - Port 1 Enable
 1 - Port 1 Enabled
 0 - Port 1 Disabled (saves power)
 (Internal Pull-up)

PORT2_ENABLE - Port 2 Enable
 1 - Port 2 Enabled
 0 - Port 2 Disabled (saves power)
 (Internal Pull-up)

PWR_CLASS - FireWire Power Class
 1 - Sets Power Class to 0x4
 0 - Sets Power Class to 0x0
 (Internal Pull-up)



Vesta FireWire PHY

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE SHEET: 89 OF 115

DRAWING NUMBER: 051-6839

REV: E

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
PROVIDED	FW	FW	FW_PORT1_TPA_P_FL
	FW	FW	FW_PORT1_TPA_N_FL
	FW	FW	FW_PORT1_TPB_FL
	FW	FW	FW_PORT1_TPB_N_FL
BY	FW	FW	FW_PORT2_TPA_P_FL
	FW	FW	FW_PORT2_TPA_N_FL
	FW	FW	FW_PORT2_TPB_FL
	FW	FW	FW_PORT2_TPB_N_FL
PHY	FW	FW	FW_PORT2_TPA_P_FL
	FW	FW	FW_PORT2_TPA_N_FL
	FW	FW	FW_PORT2_TPB_FL
	FW	FW	FW_PORT2_TPB_N_FL
PAGE	FW	FW	FW_PORT2_TPA_P_FL
	FW	FW	FW_PORT2_TPA_N_FL
	FW	FW	FW_PORT2_TPB_FL
	FW	FW	FW_PORT2_TPB_N_FL

Page Notes

Power aliases required by this page:
 - _PPFW_PORT1
 - _PPFW_PORT2
 - _PPFW_PORT3
 - _PP3V3_FW
 - _GND_CHASSIS_FW_PORT1
 - _GND_CHASSIS_FW_PORT2
 - _GND_CHASSIS_FW_PORT3

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.


1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

Termination


Place close to FireWire PHY




3rd TPA/TPB pair unused




ESD Rail



"Snapback" & "Late VG" Protection



Cable Power




AREF needs to be isolated from all local grounds per 1394b spec



When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

Cable Power



PORT 2 1394A



FireWire Ports

SYNC_MASTER=MARIAS-PDIFF SYNC_DATE=06/02/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

Place series terminators approximately halfway between Vesta and NB.
(They should probably be slightly closer to Vesta than the NB.)



FireWire Series Term

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	91	115

8

7

6

5

4

3

2


1

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
USB2_0	USB2	USB2	USB2_I2_0	USB2_I2 P<0>
USB2_0	USB2	USB2	USB2_I2_0	USB2_I2 N<0>
USB2_1	USB2	USB2	USB2_I2_1	USB2_I2 P<1>
USB2_1	USB2	USB2	USB2_I2_1	USB2_I2 N<1>
USB2_2	USB2	USB2	USB2_I2_2	USB2_I2 P<2>
USB2_2	USB2	USB2	USB2_I2_2	USB2_I2 N<2>
USB2_3	USB2	USB2	USB2_I2_3	USB2_I2 P<3>
USB2_3	USB2	USB2	USB2_I2_3	USB2_I2 N<3>
USB2_4	USB2	USB2	USB2_I2_4	USB2_I2 P<4>
USB2_4	USB2	USB2	USB2_I2_4	USB2_I2 N<4>
USB2_5	USB2	USB2	USB2_I2_5	USB2_I2 P<5>
USB2_5	USB2	USB2	USB2_I2_5	USB2_I2 N<5>
USB2_I2_XTAL	XTAL	XTAL		I2_CLK30M_USB2_XOUT_R
(USB2_I2_XTAL)	XTAL	XTAL		I2_CLK30M_USB2_XOUT
(USB2_I2_XTAL)	XTAL	XTAL		I2_CLK30M_USB2_XIN

Page Notes

Power aliases required by this page:
 - =PP3V3_PWRON_USB
 Signal aliases required by this page:
 - =RP92xxPy (pinswappable USB pulldowns)
 BOM options provided by this page:
 (NONE)

Net Spacing Type: USB2
 Line To Line: 19.5 mils
 Length Tolerance: 50 mils
 Primary Max Sep: 7.5 mils
 Secondary Max Sep: 100 mils
 Secondary Length: 500 mils
 NOTE: Target differential impedance for USB2 data pairs is 90 ohms.



I2 USB Interface
 SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE	SHT	OF
		92	115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
E30	USB2	USB2	USB2_NEC_0
E31	USB2	USB2	USB2_NEC_0
E32	USB2	USB2	USB2_NEC_1
E33	USB2	USB2	USB2_NEC_1
E34	USB2	USB2	USB2_NEC_2
E35	USB2	USB2	USB2_NEC_2
E36	USB2	USB2	USB2_NEC_3
E37	USB2	USB2	USB2_NEC_3

PROVIDED BY 12 PAGES

E40	USB2_NEC_XTAL	XTAL	XTAL	NEC_CLK30M_XT1
E41	USB2_NEC_XTAL	XTAL	XTAL	NEC_CLK30M_XT2
E42	USB2_NEC_XTAL	XTAL	XTAL	NEC_CLK30M_XT2_R

Page Notes


Power aliases required by this page:
 - =PP3V3_PWRON_USB2

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 USB2_NEC

Net Spacing Type: USB2

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.



NEC USB2 Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	93	115	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

AUDIO BOARD CONNECTOR

Place all shorts at output of 3.3V and 5V regulator



Audio Board Connector

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE	SHT	OF
		100	115

8

7

6

5

4

3

2

1

	8	7	6	5	4	3	2	1																																																																																												
D	AGP <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>AGP</td><td>401</td><td>*</td><td>0.4 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_SPACING_RULE</td><td>AGP_STB</td><td>601</td><td>*</td><td>0.6 MM</td><td>2.5 MM</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>AGP</td><td>*</td><td></td><td>=STANDARD</td><td>=60_OHM_SE</td><td>=60_OHM_SE</td><td>=60_OHM_SE</td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>AGP_STB</td><td>*</td><td></td><td>=STANDARD</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	AGP	401	*	0.4 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_SPACING_RULE	AGP_STB	601	*	0.6 MM	2.5 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	AGP	*		=STANDARD	=60_OHM_SE	=60_OHM_SE	=60_OHM_SE		TABLE_PHYSICAL_RULE	AGP_STB	*		=STANDARD	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF		AUDIO <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>AUDIO</td><td>251</td><td>*</td><td>0.25 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>AUDIO</td><td>*</td><td></td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>			TABLE_SPACING_RULE									TABLE_SPACING_RULE	AUDIO	251	*	0.25 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	AUDIO	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		D
	TABLE_SPACING_RULE																																																																																																			
	TABLE_SPACING_RULE	AGP	401	*	0.4 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																											
	TABLE_SPACING_RULE	AGP_STB	601	*	0.6 MM	2.5 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																											
	TABLE_PHYSICAL_RULE																																																																																																			
	TABLE_PHYSICAL_RULE	AGP	*		=STANDARD	=60_OHM_SE	=60_OHM_SE	=60_OHM_SE																																																																																												
	TABLE_PHYSICAL_RULE	AGP_STB	*		=STANDARD	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																												
	TABLE_SPACING_RULE																																																																																																			
	TABLE_SPACING_RULE	AUDIO	251	*	0.25 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																											
	TABLE_PHYSICAL_RULE																																																																																																			
TABLE_PHYSICAL_RULE	AUDIO	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
CLOCK <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>CLOCK</td><td>251</td><td>*</td><td>0.25 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>CLOCK</td><td>*</td><td></td><td>=STANDARD</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	CLOCK	251	*	0.25 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	CLOCK	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		I2S <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>I2S</td><td>251</td><td>*</td><td>0.25 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>I2S</td><td>*</td><td></td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>			TABLE_SPACING_RULE									TABLE_SPACING_RULE	I2S	251	*	0.25 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	I2S	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		C																			
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	CLOCK	251	*	0.25 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	CLOCK	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	I2S	251	*	0.25 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	I2S	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
ENET (Ethernet Digital) <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>ENET_SELF</td><td>=STANDARD</td><td>*</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_SPACING_RULE</td><td>ENET</td><td>201</td><td>*</td><td>0.2 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>ENET</td><td>*</td><td></td><td>=STANDARD</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	ENET_SELF	=STANDARD	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_SPACING_RULE	ENET	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	ENET	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		ENETCONN <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>ENETCONN</td><td>501</td><td>*</td><td>0.50 MM</td><td>3.81 MM</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>ENETCONN</td><td>*</td><td></td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td></td></tr> </table>			TABLE_SPACING_RULE									TABLE_SPACING_RULE	ENETCONN	501	*	0.50 MM	3.81 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	TABLE_PHYSICAL_RULE										TABLE_PHYSICAL_RULE	ENETCONN	*		=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF		C									
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	ENET_SELF	=STANDARD	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_SPACING_RULE	ENET	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	ENET	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	ENETCONN	501	*	0.50 MM	3.81 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	ENETCONN	*		=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																													
FW (FireWire Digital) <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>FW_SELF</td><td>=STANDARD</td><td>*</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_SPACING_RULE</td><td>FW</td><td>201</td><td>*</td><td>0.2 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>FW</td><td>*</td><td></td><td>=STANDARD</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	FW_SELF	=STANDARD	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_SPACING_RULE	FW	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	FW	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		FW_TP <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>FW_TP</td><td>501</td><td>*</td><td>0.50 MM</td><td>3.81 MM</td><td>=110_OHM_DIFF</td><td>=110_OHM_DIFF</td><td>=110_OHM_DIFF</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>FW_TP</td><td>*</td><td></td><td>=110_OHM_DIFF</td><td>=110_OHM_DIFF</td><td>=110_OHM_DIFF</td><td>=110_OHM_DIFF</td><td></td></tr> </table>			TABLE_SPACING_RULE									TABLE_SPACING_RULE	FW_TP	501	*	0.50 MM	3.81 MM	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	FW_TP	*		=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF		B										
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	FW_SELF	=STANDARD	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_SPACING_RULE	FW	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	FW	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	FW_TP	501	*	0.50 MM	3.81 MM	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	FW_TP	*		=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF																																																																																													
I2C <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>I2C</td><td>201</td><td>*</td><td>0.2 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>I2C</td><td>*</td><td></td><td>=STANDARD</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	I2C	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	I2C	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		I2_FBCLK / XTAL <table border="1"> <tr><td>TABLE_SPACING_ASSIGNMENT</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_ASSIGNMENT</td><td>I2_FBCLK</td><td>*</td><td>*</td><td></td><td></td><td>CLOCK</td><td></td><td></td></tr> <tr><td>TABLE_SPACING_ASSIGNMENT</td><td>XTAL</td><td>*</td><td>*</td><td></td><td></td><td>CLOCK</td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_ASSIGNMENT</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_ASSIGNMENT</td><td>I2_FBCLK</td><td>*</td><td></td><td></td><td></td><td>CLOCK</td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_ASSIGNMENT</td><td>XTAL</td><td>*</td><td></td><td></td><td></td><td>CLOCK</td><td></td><td></td></tr> </table>			TABLE_SPACING_ASSIGNMENT									TABLE_SPACING_ASSIGNMENT	I2_FBCLK	*	*			CLOCK			TABLE_SPACING_ASSIGNMENT	XTAL	*	*			CLOCK			TABLE_PHYSICAL_ASSIGNMENT									TABLE_PHYSICAL_ASSIGNMENT	I2_FBCLK	*				CLOCK			TABLE_PHYSICAL_ASSIGNMENT	XTAL	*				CLOCK			B	
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	I2C	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	I2C	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
TABLE_SPACING_ASSIGNMENT																																																																																																				
TABLE_SPACING_ASSIGNMENT	I2_FBCLK	*	*			CLOCK																																																																																														
TABLE_SPACING_ASSIGNMENT	XTAL	*	*			CLOCK																																																																																														
TABLE_PHYSICAL_ASSIGNMENT																																																																																																				
TABLE_PHYSICAL_ASSIGNMENT	I2_FBCLK	*				CLOCK																																																																																														
TABLE_PHYSICAL_ASSIGNMENT	XTAL	*				CLOCK																																																																																														
MaxBus <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>MAXBUS</td><td>151</td><td>*</td><td>0.15 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>MAXBUS</td><td>*</td><td></td><td>=STANDARD</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	MAXBUS	151	*	0.15 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	MAXBUS	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE					A																																																							
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	MAXBUS	151	*	0.15 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	MAXBUS	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
PCI <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>PCI</td><td>=STANDARD</td><td>*</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>PCI</td><td>*</td><td></td><td>=STANDARD</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	PCI	=STANDARD	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	PCI	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE						A																																																						
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	PCI	=STANDARD	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	PCI	*		=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
RAM <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>RAM</td><td>201</td><td>*</td><td>0.2 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_SPACING_RULE</td><td>RAM_DIFF</td><td>251</td><td>*</td><td>0.25 MM</td><td>2.5 MM</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>RAM</td><td>*</td><td></td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>RAM_DIFF</td><td>*</td><td></td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	RAM	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_SPACING_RULE	RAM_DIFF	251	*	0.25 MM	2.5 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	RAM	*			=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		TABLE_PHYSICAL_RULE	RAM_DIFF	*		=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF					A																																				
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	RAM	201	*	0.2 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_SPACING_RULE	RAM_DIFF	251	*	0.25 MM	2.5 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	RAM	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
TABLE_PHYSICAL_RULE	RAM_DIFF	*		=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																													
UATA <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>UATA</td><td>151</td><td>*</td><td>0.15 MM</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>UATA</td><td>*</td><td></td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td>=50_OHM_SE</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	UATA	151	*	0.15 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	UATA	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE					A																																																							
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	UATA	151	*	0.15 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	UATA	*		=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE																																																																																													
USB2 <table border="1"> <tr><td>TABLE_SPACING_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_SPACING_RULE</td><td>USB2</td><td>501</td><td>*</td><td>0.50 MM</td><td>3.81 MM</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>TABLE_PHYSICAL_RULE</td><td>USB2</td><td>*</td><td></td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td>=90_OHM_DIFF</td><td></td></tr> </table>						TABLE_SPACING_RULE									TABLE_SPACING_RULE	USB2	501	*	0.50 MM	3.81 MM	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	TABLE_PHYSICAL_RULE									TABLE_PHYSICAL_RULE	USB2	*		=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF						A																																																						
TABLE_SPACING_RULE																																																																																																				
TABLE_SPACING_RULE	USB2	501	*	0.50 MM	3.81 MM	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF																																																																																												
TABLE_PHYSICAL_RULE																																																																																																				
TABLE_PHYSICAL_RULE	USB2	*		=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF																																																																																													
						<table border="1"> <tr><td colspan="3">Spacing & Physical Constraints</td></tr> <tr><td>SYNC_MASTER=MARIAS</td><td colspan="2">SYNC_DATE=08/24/2005</td></tr> <tr><td colspan="3">NOTICE OF PROPRIETARY PROPERTY</td></tr> <tr><td colspan="3">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr> <tr><td colspan="3">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr> <tr><td colspan="3">II NOT TO REPRODUCE OR COPY IT</td></tr> <tr><td colspan="3">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr> </table>			Spacing & Physical Constraints			SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005		NOTICE OF PROPRIETARY PROPERTY			THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			II NOT TO REPRODUCE OR COPY IT			III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			A																																																																						
Spacing & Physical Constraints																																																																																																				
SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005																																																																																																			
NOTICE OF PROPRIETARY PROPERTY																																																																																																				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																																				
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																																				
II NOT TO REPRODUCE OR COPY IT																																																																																																				
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																																				
						<table border="1"> <tr><td>APPLE COMPUTER INC.</td><td>SIZE</td><td>DRAWING NUMBER</td><td>REV.</td></tr> <tr><td></td><td>D</td><td>051-6839</td><td>E</td></tr> <tr><td></td><td>SCALE</td><td>SHT</td><td>OF</td></tr> <tr><td></td><td>NONE</td><td>110</td><td>115</td></tr> </table>			APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.		D	051-6839	E		SCALE	SHT	OF		NONE	110	115	A																																																																											
APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.																																																																																																	
	D	051-6839	E																																																																																																	
	SCALE	SHT	OF																																																																																																	
	NONE	110	115																																																																																																	
8	7	6	5	4	3	2	1																																																																																													

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

TABLE_SPACING_RULE						
TABLE_SPACING_RULE						
DVO						
151	*	0.15 MM	=STANDARD	=STANDARD	=STANDARD	=STANDARD
TABLE_PHYSICAL_RULE						
DVO						
*	=STANDARD	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	
TABLE_SPACING_RULE						
TABLE_SPACING_RULE						
TV						
151	*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE
TABLE_SPACING_RULE						
TV_CONN						
151	*	=TV	=TV	=TV	=TV	=TV
TABLE_PHYSICAL_RULE						
TV						
*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	
TABLE_PHYSICAL_RULE						
TV_CONN						
*	=TV	=TV	=TV	=TV	=TV	
TABLE_SPACING_RULE						
TABLE_SPACING_RULE						
VGA						
151	*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE
TABLE_SPACING_RULE						
VGA_CONN						
151	*	=VGA	=VGA	=VGA	=VGA	=VGA
TABLE_PHYSICAL_RULE						
VGA						
*	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	
TABLE_PHYSICAL_RULE						
VGA_CONN						
*	=VGA	=VGA	=VGA	=VGA	=VGA	
TABLE_SPACING_RULE						
TABLE_SPACING_RULE						
LVDS						
151	*		=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TABLE_PHYSICAL_RULE						
LVDS						
*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	
TABLE_SPACING_RULE						
TABLE_SPACING_RULE						
TMDS						
251	*	0.25 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TABLE_SPACING_RULE						
TMDS_CONN						
=TMDS	*	=TMDS	=TMDS	=TMDS	=TMDS	=TMDS
TABLE_PHYSICAL_RULE						
TMDS						
*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	
TABLE_PHYSICAL_RULE						
TMDS_CONN						
*	=TMDS	=TMDS	=TMDS	=TMDS	=TMDS	
TABLE_SPACING_RULE						
TABLE_SPACING_RULE						
THERM						
251	*	0.25 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TABLE_PHYSICAL_RULE						
THERM						
*	Y	0.25 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	

DVO

S-VIDEO

VGA

LVDS

TMDS

THERM

Spacing & Physical Constraints 2

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	SHT	OF	
NONE	111	115	

8

7

6

5

4

3

2

1

