

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
A		356292	PRODUCTION RELEASED	DATE	DATE
				12/17/04	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447A MAXBUS INTERFACE
6	MPC7447A DATA/NC PINS/BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE/BOOTROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M11 AGP INTERFACE & SPREAD SPECTRUM
20	EXTERNAL TMDS (DUAL TMDS - SIL178)
21	M11 LVDS/TMDS/GPIO & GPU VCORE
22	M11 POWER

PAGE	CONTENTS
23	VIDEO CONNECTORS - INVERTER,DVI, LVDS,S-VIDEO
24	SPIDEY,PWR BUTTON,ALS
25	MMM & BATTERY CURRENT SENSE CIRCUIT
26	INTERNAL CONNECTORS-AIRPORT,HDD,ODD
27	FAN CONTROLLER,SW MODEM,SERIAL DEBUG SOUND/LEFT USB/BLUETOOTH
28	GIGABIT ETHERNET INTERFACE
29	FIREWIRE PHY
30	FIREWIRE PORTS
31	PMU
32	BATTERY CHARGER AND CONNECTOR
33	PBUS SUPPLY,PMU SUPPLY,SUPERCAP ,BACKUP BATTERY
34	3.3V/5V SYSTEM POWER SUPPLY
35	CPU CORE VOLTAGE POWER SUPPLY
36	1.5V/1.8V/2.5V SYS. POWER SUPPLIES
37	SIGNAL CONSTRAINTS(PG1)-DDR MEM/CLK
38	SIGNAL CONSTRAINTS(PG2)-CPU
39	SIGNAL CONSTRAINTS(PG3)-DIGITAL/DIFF
40	SIGNAL CONSTRAINTS(PG4)-POWER NETS
41	FUNCTIONAL TESTPOINTS
42	REVISION HISTORY
43-46	SCHEMATIC CREF AND NETLIST REPORTS

SCHEM,MLB,PB15 "


12/17/2004

BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
NO_SSCG	SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EMI
GPU_SS	EXT_TMDS (BETTER/BEST)
VGA_BUFFER_RES	INT_TMDS (BEST128)
MMM	SUPERCAP
INT_TMDS (BETTER/BEST)	ADT7460
EXT_TMDS (BEST128)	
BACKUP_BATT	
ADT7467	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6680	1	SCHEM,MLB,PB15	SCH1	
820-1679	1	PCBF,MLB,PB15	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____		DRAPTER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____		ENG APPD	MFG APPD		
X.XXX : _____		QA APPD	DESIGNER		
ANGLES : _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		SCHEM,MLB,PB15 DRAWING NUMBER 051-6680 REV. A	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE			
				SHT 1 OF 46	




SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	SHEET		OF
NONE	2		46

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	SHT	OF	
NONE	3	46	


PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 10
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD HOLES CHASSIS MOUNTS




BOARD STACK-UP AND CONSTRUCTION

1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA




GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	NONE	SHT	4 OF 46



CPU_VCORE DECOUPLING NETWORK

CPU_OVDD DECOUPLING NETWORK

CPU INTERNAL PLL FILTERING

MPC7447 PULL-UPS

(NAP VOLTAGE=0.98V FOR ALL CONFIG.)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2952	1	IC, A7PM, R1.2.3.1.50GHZ, 1.2V CORE, 18W, 85C	U56	CRITICAL	CPU_BTR
337S2953	1	IC, A7PM, R1.2.3.1.67GHZ, 1.28V CORE, 23W, 85C	U56	CRITICAL	CPU_BST
337S3069	1	IC, A7PM, R1.2.3.1.67GHZ, 1.26V CORE, 23W, 85C	U56	CRITICAL	CPU_BST_VCORE126
337S3027	1	IC, A7PM, R1.3.1.50GHZ, 1.20V CORE, 18W, 85C	U56	CRITICAL	NO STUFF
337S3028	1	IC, A7PM, R1.3.1.67GHZ, 1.29V CORE, 18W, 85C	U56	CRITICAL	NO STUFF



OMIT
U56
 1.50GHZ-1.28V
 APOLL7_PM-R1.1
 BGA
 (1 OF 3)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480413	1	RES, MF, 1/16W, 105K OHM, 1%, 0402, SMD	R449 (R1)		CPU_BTR
11481155	1	RES, MF, 1/16W, 115K OHM, 1%, 0402, SMD	R449 (R1)		CPU_BST_VCORE126


MPC7447 MAXBUS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	SHT	OF	
NONE	5	46	



BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1660	1	MCU, PROGRAMMED W/ BBANGER	U54	BBANG
341S1661	1	I2C EEPROM, PROGRAMMED W/ BBANGER	U52	BBANG



MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

CPU PLL CONFIG CIRCUITRY

CPU FREQUENCY CONFIGURATION

APOLLO 7PM




STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG 4 0123 E ABCD HEX
	167MHZ	133MHZ	
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E


CPU CONFIGURATION

MAXBUS VSEL



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L NEED TO CHARACTERIZE

BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	NONE	SHT	7 OF 46

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

37 10 MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>	37
37 10 MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>	37
37 10 MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>	37
37 10 MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F35	MEM_ADDR<3>	37
37 10 MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>	37
37 10 MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>	37
37 10 MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>	37
37 10 MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>	37
37 10 MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>	37
37 10 MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>	37
37 10 MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>	37
37 10 MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>	37
37 10 MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>	37
37 10 MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>	37
37 10 MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>	37
37 10 MEM_DATA<15>	AG31	DDR_DATA_15	DDRC_S_0	AN34	MEM_CS_L<0>	37
37 10 MEM_DATA<16>	AE32	DDR_DATA_16	DDRC_S_1	AN36	MEM_CS_L<1>	37
37 10 MEM_DATA<17>	AF35	DDR_DATA_17	DDRC_S_2	AL35	MEM_CS_L<2>	37
37 10 MEM_DATA<18>	AF36	DDR_DATA_18	DDRC_S_3	AL33	MEM_CS_L<3>	37
37 10 MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>	37
37 10 MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>	37
37 10 MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>	37
37 10 MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>	37
37 10 MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>	37
37 10 MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	P32	MEM_DQS<5>	37
37 10 MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	N29	MEM_DQS<6>	37
37 10 MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>	37
37 10 MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>	37
37 10 MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>	37
37 10 MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>	37
37 10 MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>	37
37 10 MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	T35	MEM_DQM<4>	37
37 10 MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	T33	MEM_DQM<5>	37
37 10 MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	N32	MEM_DQM<6>	37
37 10 MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>	37
37 10 MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L	37
37 10 MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L	37
37 10 MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L	37
37 10 MEM_DATA<38>	U35	DDR_DATA_38	DDRCKE0	AN35	MEM_CKE<0>	37
37 10 MEM_DATA<39>	T36	DDR_DATA_39	DDRCKE1	AM35	MEM_CKE<1>	37
37 10 MEM_DATA<40>	P33	DDR_DATA_40	DDRCKE2	AM36	MEM_CKE<2>	37
37 10 MEM_DATA<41>	R30	DDR_DATA_41	DDRCKE3	AL36	MEM_CKE<3>	37
37 10 MEM_DATA<42>	P35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_MSB_L TP	37
37 10 MEM_DATA<43>	P36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_MSB_0 TP	37
37 10 MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_LSB_L TP	37
37 10 MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_LSB_0 TP	37
37 10 MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYCLK_DDRCLK_A0 UF	37
37 10 MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYCLK_DDRCLK_A0 L UF	37
37 10 MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYCLK_DDRCLK_A1 UF	37
37 10 MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYCLK_DDRCLK_A1 L UF	37
37 10 MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2_P TP	37
37 10 MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2_N TP	37
37 10 MEM_DATA<52>	L36	DDR_DATA_52	DDR_MCLK_3_P	W32	SYCLK_DDRCLK_B0 UF	37
37 10 MEM_DATA<53>	L33	DDR_DATA_53	DDR_MCLK_3_N	W33	SYCLK_DDRCLK_B0 L UF	37
37 10 MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	V32	SYCLK_DDRCLK_B1 UF	37
37 10 MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	W35	INT_DDRCLK5_P TP	37
37 10 MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W36	INT_DDRCLK5_N TP	37
37 10 MEM_DATA<57>	J33	DDR_DATA_57	DDR_REF	AA22	INT MEM REF #	37
37 10 MEM_DATA<58>	J35	DDR_DATA_58	DDR_VREF_0	Y22	INT MEM VREF	37
37 10 MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_1	T22	INT MEM VREF	37
37 10 MEM_DATA<60>	K33	DDR_DATA_60				37
37 10 MEM_DATA<61>	J36	DDR_DATA_61				37
37 10 MEM_DATA<62>	K36	DDR_DATA_62				37
37 10 MEM_DATA<63>	K35	DDR_DATA_63				37


OMIT
U51
INTREPID-REV2.1
(2 OF 9)
CRITICAL

DDR
MEMORY
INTERFACE


MEM_VREF



CLOCKS
CS
CKE
ADDR
BA
CNTL




1MB BOOT ROM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1555	1	IC,BOOTROM Q16B	U11	CRITICAL	?


Weak pulldowns ensure CKEs stay low after 2.5V I/O to Intrepid shuts off.



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC. DRAWING NUMBER: D 051-6680 A SCALE: NONE SHEET: 9 OF 46



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	SHT	OF	
NONE	10	46	




NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting

SLOT "A"
LOWER SLOT
FACTORY SLOT


SLOT "B"
UPPER SLOT
CUSTOMER SLOT



DDR BYPASS
SLOT "A"




SLOT "B"




DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	SHT	OF	
NONE	11	46	




PCI PULL-UPS




NEC USB2 REQ REMAINS ON +3V_MAIN
BECAUSE THIS CHIP IS POWERED DURING SLEEP

AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)




SIMPLY PROVIDING REFERENCE TO CHIP
BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE



AGP PULL-UPS/PULL DOWNS




INTREPID AGP/PCI


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Signal	Pin	Function
PCIAD_0	AM10	PCI AD<0>
PCIAD_1	ARR8	PCI AD<1>
PCIAD_2	AK12	PCI AD<2>
PCIAD_3	AJ8	PCI AD<3>
PCIAD_4	AN10	PCI AD<4>
PCIAD_5	AT8	PCI AD<5>
PCIAD_6	AN11	PCI AD<6>
PCIAD_7	AK13	PCI AD<7>
PCIAD_8	AK13	PCI AD<8>
PCIAD_9	AR9	PCI AD<9>
PCIAD_10	AR10	PCI AD<10>
PCIAD_11	AT9	PCI AD<11>
PCIAD_12	AR11	PCI AD<12>
PCIAD_13	AM12	PCI AD<13>
PCIAD_14	AN12	PCI AD<14>
PCIAD_15	AK11	PCI AD<15>
PCIAD_16	AT11	PCI AD<16>
PCIAD_17	AT10	PCI AD<17>
PCIAD_18	AN13	PCI AD<18>
PCIAD_19	AM13	PCI AD<19>
PCIAD_20	AR12	PCI AD<20>
PCIAD_21	AJ11	PCI AD<21>
PCIAD_22	AT12	PCI AD<22>
PCIAD_23	AM11	PCI AD<23>
PCIAD_24	AR13	PCI AD<24>
PCIAD_25	AK15	PCI AD<25>
PCIAD_26	AK15	PCI AD<26>
PCIAD_27	AN14	PCI AD<27>
PCIAD_28	AT13	PCI AD<28>
PCIAD_29	AK14	PCI AD<29>
PCIAD_30	AN15	PCI AD<30>
PCIAD_31	AM15	PCI AD<31>
AGPREQ	AT33	AGP REQ L
AGPGNT	AM29	AGP GNT L
AGPAD0	AR19	AGP AD<0>
AGPAD1	AM19	AGP AD<1>
AGPAD2	AT20	AGP AD<2>
AGPAD3	AR20	AGP AD<3>
AGPAD4	AT21	AGP AD<4>
AGPAD5	AR20	AGP AD<5>
AGPAD6	AR21	AGP AD<6>
AGPAD7	AM21	AGP AD<7>
AGPAD8	AM21	AGP AD<8>
AGPAD9	AT22	AGP AD<9>
AGPAD10	AR22	AGP AD<10>
AGPAD11	AN22	AGP AD<11>
AGPAD12	AM22	AGP AD<12>
AGPAD13	AN23	AGP AD<13>
AGPAD14	AR23	AGP AD<14>
AGPAD15	AM23	AGP AD<15>
AGPAD16	AM23	AGP AD<16>
AGPAD17	AR24	AGP AD<17>
AGPAD18	AT25	AGP AD<18>
AGPAD19	AR25	AGP AD<19>
AGPAD20	AM24	AGP AD<20>
AGPAD21	AN25	AGP AD<21>
AGPAD22	AL24	AGP AD<22>
AGPAD23	AR26	AGP AD<23>
AGPAD24	AT26	AGP AD<24>
AGPAD25	AM25	AGP AD<25>
AGPAD26	AN26	AGP AD<26>
AGPAD27	AM26	AGP AD<27>
AGPAD28	AR27	AGP AD<28>
AGPAD29	AT27	AGP AD<29>
AGPAD30	AR28	AGP AD<30>
AGPAD31	AN27	AGP AD<31>
AGPCBE_0	AM20	AGP CBE<0>
AGPCBE_1	AT23	AGP CBE<1>
AGPCBE_2	AN24	AGP CBE<2>
AGPCBE_3	AL25	AGP CBE<3>
AGPPAR	AT29	AGP PAR
AGPFRAME	AM28	AGP FRAME L
AGPTRDY	AR29	AGP TRDY L
AGPIRDY	AT28	AGP IRDY L
AGPSTOP	AM28	AGP STOP L
AGPDEVSEL	AM27	AGP DEVSEL L
AGP_SBA0	AT32	AGP SBA<0>
AGP_SBA1	AR32	AGP SBA<1>
AGP_SBA2	AM31	AGP SBA<2>
AGP_SBA3	AN31	AGP SBA<3>
AGP_SBA4	AR31	AGP SBA<4>
AGP_SBA5	AT31	AGP SBA<5>
AGP_SBA6	AM30	AGP SBA<6>
AGP_SBA7	AN30	AGP SBA<7>
AGP_SB_STB_P	AR25	AGP SB STB
AGP_SB_STB_N	AG25	AGP SB STB L
AGP_ST0	AN29	AGP ST<0>
AGP_ST1	AT30	AGP ST<1>
AGP_ST2	AR30	AGP ST<2>
AGP_AD_STB0_P	AK20	AGP AD STB<0>
AGP_AD_STB0_N	AK19	AGP AD STB L<0>
AGP_AD_STB1_P	AK21	AGP AD STB<1>
AGP_AD_STB1_N	AK22	AGP AD STB L<1>
AGPPPIPE	AJ29	AGP PIPE L
AGPRBF	AK24	AGP RBF L

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6680	REV.	A
	SCALE	NONE	SHT	12	OF	46



ENET_TXD SERIES TERMINATION



BUS	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - LOWER	N/A	N/A	N/A
A1-RD	J25 - PG 11	N/A	N/A	N/A
A2-WR	RAM - UPPER	N/A	N/A	N/A
A3-RD	J25 - PG 11	N/A	N/A	N/A
AC-WR	N/A	N/A	SOFT MODEM	N/A
AD-RD	N/A	N/A	J14 - PG 26	N/A
AE-WR	BOOTBANG EEPROM	N/A	N/A	N/A
AF-RD	U51 - PG 6	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	J3000 - PG 24 (LMU on RUX Brd.)	N/A	N/A	N/A
5C-WR	N/A	FAN CONTROLLER	N/A	N/A
5D-RD	N/A	U52 - PG 26	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J2 - PG 26	N/A
D2-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D3-RD	N/A	U30 - PG 14	N/A	N/A
B0-WR	N/A	MMM	N/A	N/A
B1-RD	N/A	U15 - PG 42	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLLN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TRSTSRL5 (INPUT)	1(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0(I)	0(I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0(I)	1(I)	0	X(I)	ATPG IDDQ
0	1	0(I)	1(I)	1	X(I)	TEST TRI-STATE
0	1	1(I)	0(I)	0	X(I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1(I)	0(I)	1	X(I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1(I)	1(I)	X	X(I)	FUNCTIONAL TEST IDDQ

INT - ENET/FW/UATA
EIDE/I2C


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	SHT	OF	
NONE	13	46	

USB PORT ASSIGNMENTS




PORT A B C D/UNUSED



PORT E/BLUETOOTH



PORT F/TRACKPAD



INT - USB/GPIOS/I2S


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35980086	1	IC, CY28512-2	U31	CRITICAL	SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
19780090	1	XTAL, CER, LOW PROF, 18.432MHZ, 8X4.5MM, SMD	Y2	CRITICAL	?

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
11681104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6680 REV. A

SCALE: NONE SHEET: 14 OF 46




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0305	1	IC, ASIC, INTREPID, REV2.1, 574 BGA, FAST	U51	CRITICAL	?

Intrepid Power

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	15 OF 46	A




Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	SHEET	OF	
NONE	16	46	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0087	1	XTAL, CER, LW PROF, 30.0000MHZ, 8X4.5MM, SMD	Y1	CRITICAL	?



USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	NONE	SHT	17 OF 46

PCI1510 PULL-UPS



PC CARD/CARDBUS CONNECTOR




CARDBUS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	NONE	SHT	OF
		18	46



PLACE NEAR M11




M11 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6680	REV. A
	SCALE NONE	SHEET 19	OF 46

FOR 2.5 VDDR1
 MEMVMODE0=1.8V
 MEMVMODE1=GND

FOR 1.8 VDDR1
 MEMVMODE0=GND
 MEMVMODE1=1.8V



INT/EXT TMS D<0:2> TERMINATION

ATI INTERNAL TMS SERIES TERMINATION

SILICON IMAGE TMS SERIES TERMINATION

EXT TMS D<3:5> TERMINATION

INT/EXT TMS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11487501	2	RES. MF. 1/16W. 75 OHM. 14. 0402. SMD	R374, R377		EXT_TMS
11488251	6	RES. MF. 1/16W. 82.5 OHM. 14. 0402. SMD	R340, R350, R355, R362, R367, R369		EXT_TMS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




PLACE ALL TMDS 0 OHMS close to GPU

GPU VCORE SUPPLY

WHEN VCORE_CNTL HIGH => 1.2V
 $1.2V = 0.8V * (1 + R329 / (R328 / R330))$
 WHEN VCORE_CNTL LOW => 1.0V
 $1.0V = 0.8V * (1 + R329 / R330)$

M11 CORE PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0214	1	IC, AT1, M11-CSP128, GRAPHIC CTRL, 667BGA, HYNIX GC	U47	CRITICAL	ATI_128MB
338S0207	1	IC, AT1, M11-CSP64, GRAPHIC CTRL, 667BGA, HYNIX MEM	U47	CRITICAL	ATI_64MB

M11 POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SCALE: NONE

SHEET: 22 OF 46

DRAWING NUMBER: 051-6680

REV: A




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES

VIDEO CONNECTORS


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6680	A
SCALE	SHT	OF	
	23	46	


LMU/RIGHT SENSOR CONNECTOR





SLEEP LED




KEYBOARD PULLUPS




LEFT LIGHT SENSOR CONNECTOR



USB Trackpad Connector



DEBUG HELPERS




KEYBOARD/TPAD/SLEEP LED

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	NONE	SHT	OF
		24	46

MMM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
132S4733	3	CAP CER .0047UF, 10%, 25V, X7R, 0402	@635, C636, C642		KIONIX_ACCEL
132S0072	3	CAP CER .0015UF, 10%, 25V, X7R, 0402	@635, C636, C642		ST_ACCEL
341S1630	1	IC,UCTLR,MMM,PIC16F818,8MD, W/PROGRAM	U15	CRITICAL	MMM

BATTERY CURRENT SENSE



MMM & BATTERY CURRENT SENSOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	SHT	OF	
NONE	25	46	


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	SHEET	OF	
NONE	26	46	

LEFT I/O & AUDIO BOARD (LIO)

RIGHT USB BOARD

SOFT MODEM CONN

SERIAL DEBUG INTERFACE

FAN INTERFACE FAN CONTROLLER

CPU FAN

GPU FAN

FAN/MODEM/SOUND/BACKUP BATT.

D

C

B





A

D



C

B

A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S0608	1	IC,ADT7460,FAN CTRLR,16P QSOP	U53	CRITICAL	ADT7460



PLACE CLOSE TO CPU MAIN1

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER

PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY MAIN2

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER

PLACE UNDERNEATH UPPER RAM ALTERNATE1

PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
338S0223	338S0079		U43	MARVELL 88E1111 B1 D1E



LED_LINK10
 LED_LINK100
 LED_LINK1000
 LED_DUPLEX
 LED_RX
 LED_RX_SPN

CONFIG0 (000)
 CONFIG1 (000)
 CONFIG2 (111)
 CONFIG3 (110)
 CONFIG4 (111)
 CONFIG5 (101)
 CONFIG6 (000)

SEE CONFIG TABLES (BELOW)

CONFIG DEFINITIONS		CONFIG INPUTS			
PIN	BIT[2:0]	PIN	BIT[2]	BIT[1]	BIT[0]
VDDO	111	CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
LED_LINK10	110	CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
LED_LINK100	101	CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
LED_LINK1000	100	CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
LED_DUPLEX	011	CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
LED_RX	010	CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
LED_TX	001	CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM
VSS	000				

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6680	A
SCALE	SHT	OF
NONE	28	46





DSx Strap Options
 0 = Bilingual port
 1 = A-only port

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0011	197S0052		G2	Alt. for Siward Part

FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6680	A
29		OF 46	

CAPACITOR IN CONJUNCTION WITH INTERNAL PULLUP PROVIDES RESET PULSE WHEN PHY FIRST RECEIVES POWER

PORT POWER SWITCH



FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6680	REV. A
	SCALE NONE	SHIT 30	OF 46



DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)

DC INRUSH LIMITER

BACKFEED PROTECTION

+PBUS CURRENT LIMIT

BATTERY SWITCH-OVER CIRCUIT



$$V_{BATT} = \text{CELLS} \times (4.096 + (0.4096 \times V_{VCTL} / V_{REFIN}))$$

$$I_{CHG} = (0.2048 / R_{\text{S2}}) \times (V_{ICL} / V_{REFIN})$$

For 4.15V cells, VCTL = 0.123 REFIN
 For 4.20V cells, VCTL = 0.245 REFIN


BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	SHT	OF	
NONE	32	46	



12.8V PBUS SUPPLY

PMU SUPPLY

BACKUP BATTERY

12.8V REGULATOR


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S3575	1	RES,MP,1/16W,357K OHM,1%,0402,SMD	R604	?	SUPERCAP

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	A
SCALE	SHT	OF
NONE	33	46


3.3V/5V MAIN SUPPLY



DCDC_EN TRUTH TABLE

PMU_POWER_UP	SLEEP	DCDC_EN	DCDC_EN	L State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown

+3V_PMU +3V_PMU+4.6V_BU +3V_PMU VOLTAGE



3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D


DRAWING NUMBER: 051-6680A

SCALE: NONE


SHT: 34

REV: 46

1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	A
SCALE	SHT	OF	
NONE	36	46	

DIGITAL SIGNALS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIA	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PRO_TEST	PULSE_PARAM
MAXBUS	CPU AACK L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ
	CPU ARTRY L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU BG L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU BR L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU CI L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ
	CPU DATA<32..63>	L:S:1100:2700	8		(250)			83 MHZ
	CPU DBG L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU DTI<0..2>	L:S:1500:2950	7		(250)			
	CPU DRDY L	L:S:1500 MIL:3200	MIL7		(250)			
	CPU GBL L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU HIT L	L:S:1500 MIL:2800	MIL7		(250)			
	CPU QACK L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU QREQ L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU TA L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU TBST L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU TEA L	L:S:1500 MIL:3000	MIL7		(250)			
	CPU TS L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU TSIZ<0..2>	L:S:1500:3500	7		(250)			
CPU TT<0..4>	L:S:1500:3400	7		(250)				
CPU WT L	L:S:1500 MIL:3100	MIL7		(250)				

PRIORITY: 4
PRIMARY LAYERS: 9
SECONDARY LAYERS: 4,7
GOAL: MINIMIZE TH VIAS

STUB_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

TMDS/DVO SIGNAL CONSTRAINTS

ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALS

SI	TMDS_CLKN	SI_CLKTMDS	SITMDS:G:L:S:0 MIL:300 MIL	100 OHM SPACING FOR TMDS	20
SI	TMDS_CLKP	SI_CLKTMDS	SITMDS:G:L:S:0 MIL:300 MIL	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<0>	SI_TMDS_D0	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<0>	SI_TMDS_D0	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<1>	SI_TMDS_D1	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<1>	SI_TMDS_D1	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<2>	SI_TMDS_D2	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<2>	SI_TMDS_D2	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<3>	SI_TMDS_D3	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<3>	SI_TMDS_D3	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<4>	SI_TMDS_D4	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<4>	SI_TMDS_D4	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<5>	SI_TMDS_D5	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<5>	SI_TMDS_D5	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 500HM SIGNALS AT 4 MILS

ATI	DVOD<23..0>	ATIDVOD:G:L:S:1600 MIL:1700 MIL	6	610	20 21
ATI	DVOD_DE	ATIDVOD:G:L:S:1600 MIL:1700 MIL	6	610.0000	20 21
ATI	DVO_HSYNC	ATIDVOD:G:L:S:1600 MIL:1700 MIL	6	610.0000	20 21
ATI	DVO_VSYNC	ATIDVOD:G:L:S:1600 MIL:1700 MIL	6	610.0000	20 21
ATI	DVO_CLKP	ATIDVOD:G:L:S:0 MIL:500 MIL	6	610.0000	165.0 MHz::: 19 21
GPU	DVO_CLKP_R1	ATIDVOD:G:L:S:0 MIL:1100 MIL	6	610.0000	165.0 MHz::: 19 20
GPU	DVO_CLKP_R2	ATIDVOD:G:L:S:0 MIL:1100 MIL	6	610.0000	165.0 MHz::: 19 20

TMDS	CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DN<0>	CONN_TMDS_D0	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DP<0>	CONN_TMDS_D0	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DN<1>	CONN_TMDS_D1	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DP<1>	CONN_TMDS_D1	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DN<2>	CONN_TMDS_D2	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DP<2>	CONN_TMDS_D2	500.0000	100 OHM SPACING FOR TMDS	23 41	

TMDS	DN<3>	TMDS_D3	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DP<3>	TMDS_D3	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DN<4>	TMDS_D4	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DP<4>	TMDS_D4	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DN<5>	TMDS_D5	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DP<5>	TMDS_D5	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DN<3>	CONN_TMDS_D3	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DP<3>	CONN_TMDS_D3	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DN<4>	CONN_TMDS_D4	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DP<4>	CONN_TMDS_D4	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DN<5>	CONN_TMDS_D5	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DP<5>	CONN_TMDS_D5	500.0000	100 OHM SPACING FOR TMDS	23 41

GPU	R	GPU_R	500.0000	100 OHM SPACING	21 23
GPU	G	GPU_G	500.0000	100 OHM SPACING	21 23
GPU	B	GPU_B	500.0000	100 OHM SPACING	21 23

SIGNAL CONSTRAINTS - PAGE 1

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	38 OF 46	A

Digital Signals (cont'd)

Differential Signals

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM	
AGP	AGP AD<15..0>	L:S:1050:1450	7					66 MHz	
	AGP CBE<1..0>	L:S:1050:1450	7					66 MHz	
	AGP AD STB<0>	L:S:1050 MIL:1450 MIL			(250)	8 MIL SPACING		133.0 MHz	
	AGP AD STB L<0>	L:S:1050 MIL:1450 MIL			(250)	8 MIL SPACING		133.0 MHz	
	AGP AD<31..16>	L:S:1050:1450	7					66 MHz	
	AGP CBE<3..2>	L:S:1050:1450	7					66 MHz	
	AGP AD STB<1>	L:S:1050 MIL:1450 MIL			(250)	8 MIL SPACING		133.0 MHz	
	AGP AD STB L<1>	L:S:1050 MIL:1450 MIL			(250)	8 MIL SPACING		133.0 MHz	
	AGP SBA<7..0>	L:S:1050:1450	7					66 MHz	
	AGP SB STB	L:S:1050 MIL:1450 MIL			(350)	8 MIL SPACING		66.00 MHz	
	AGP SB STB L	L:S:1050 MIL:1450 MIL			(350)	8 MIL SPACING		66.00 MHz	
	AGP FRAME L	L:S:1250 MIL:1950 MIL						66.00 MHz	
	AGP IRDY L	L:S:1250 MIL:1950 MIL						66.00 MHz	
	AGP TRDY L	L:S:1250 MIL:1950 MIL						66.00 MHz	
	AGP DEVSEL L	L:S:1250 MIL:1950 MIL						66.00 MHz	
AGP STOP L	L:S:1250 MIL:1950 MIL						66.00 MHz		
AGP PAR	L:S:1250 MIL:1950 MIL						66.00 MHz		
AGP REQ L	L:S:1250 MIL:1950 MIL						66.00 MHz		
AGP GNT L	L:S:1250 MIL:1950 MIL						66.00 MHz		
AGP RBF L	L:S:1250 MIL:1950 MIL						66.00 MHz		
PCI	PCI AD<31..0>	L:S:6000:12500				MIN DAISY CHAIN		33 MHz	
	PCI CBE<3..0>	L:S:6000:12500				MIN DAISY CHAIN		33 MHz	
	PCI FRAME L	L:S:6000 MIL:12500 MIL				MIN DAISY CHAIN		33.00 MHz	
	PCI IRDY L	L:S:6000 MIL:12500 MIL				MIN DAISY CHAIN		33.00 MHz	
	PCI TRDY L	L:S:6000 MIL:12500 MIL				MIN DAISY CHAIN		33.00 MHz	
	PCI DEVSEL L	L:S:6000 MIL:12500 MIL				MIN DAISY CHAIN		33.00 MHz	
	PCI STOP L	L:S:6000 MIL:12500 MIL				MIN DAISY CHAIN		33.00 MHz	
	PCI PAR	L:S:6000 MIL:12500 MIL				MIN DAISY CHAIN		33.00 MHz	
	ULTRA ATA-100	ATA DATA<15..8>	L:S:710			(200)			100 MHz
		ATA DATA<7>	U51.V1:RP19.31:600 MIL						100 MHz
ATA DATA<6..0>		L:S:600			(200)			100 MHz	
ATA ADDR<2..0>		L:S:650			(200)	NEED TO MATCH DELAY TO 250		100 MHz	
ATA RST L		L:S:400 MIL			(200)			100.0 MHz	
ATA DIOW L		L:S:400 MIL			(200)			100.0 MHz	
ATA DIOR L		L:S:600 MIL		10 MIL SPACING	(200)			100.0 MHz	
ATA DMACK L		L:S:400 MIL			(200)			100.0 MHz	
ATA CS0 L		L:S:500 MIL			(200)			100.0 MHz	
ATA CS1 L		L:S:500 MIL			(200)			100.0 MHz	
ATA DMARQ		L:S:400 MIL			(200)			100.0 MHz	
ATA IOCHRDY		L:S:600 MIL		10 MIL SPACING	(200)			100.0 MHz	
ATA INTRO		L:S:400 MIL			(200)			100.0 MHz	
ATA DATA<15..0>		L:S:5000:6500	7		(200)			100 MHz	
ATA ADDR<2..0>		L:S:5000:6500	7		(200)			100 MHz	
ATA RESET L		L:S:4000 MIL:6000 MIL			(200)	TOTAL UIIDE+HD SKEW <500MIL		100.0 MHz	
ATA DIOW L		L:S:3000 MIL:5200 MIL			(200)			100.0 MHz	
ATA DIOR L		L:S:6100 MIL:6150 MIL		10 MIL SPACING	(200)			100.0 MHz	
ATA DMACK L		L:S:4500 MIL:6000 MIL			(200)			100.0 MHz	
ATA CS0 L		L:S:3000 MIL:6000 MIL			(200)			100.0 MHz	
ATA CS1 L		L:S:3000 MIL:6000 MIL			(200)			100.0 MHz	
ATA DMARQ		L:S:4500 MIL:6000 MIL			(200)			100.0 MHz	
ATA IOCHRDY		L:S:6200 MIL:6300 MIL		10 MIL SPACING	(200)			100.0 MHz	
ATA INTRO		L:S:3000 MIL:5000 MIL			(200)			100.0 MHz	
EIDE INTREPID		EIDE DATA<15..0>	L:S:7850						33 MHz
	EIDE ADDR<2..0>	L:S:7850 MIL						33 MHz	
	EIDE CS0 L	L:S:7850 MIL						33.00 MHz	
	EIDE CS1 L	L:S:7850 MIL						33.00 MHz	
	EIDE RD L	L:S:500 MIL						33.00 MHz	
	EIDE WR L	L:S:500 MIL						33.00 MHz	
	EIDE IOCHRDY	L:S:500 MIL						33.00 MHz	
	EIDE INT	L:S:500 MIL						33.00 MHz	
	EIDE RST L	L:S:500 MIL						33.00 MHz	
	EIDE DMACK L	L:S:500 MIL						33.00 MHz	
	EIDE DMARQ	L:S:500 MIL						33.00 MHz	
	OPTICAL	OPTICAL DATA<15..0>	L:S:4000:6000						33 MHz
		OPTICAL ADDR<2..0>	L:S:4000:6000						33 MHz
		OPTICAL CS0 L	L:S:4500 MIL:6500 MIL						33.00 MHz
		OPTICAL CS1 L	L:S:4500 MIL:6500 MIL						33.00 MHz
OPTICAL READ L		L:S:4500 MIL:6500 MIL						33.00 MHz	
OPTICAL WR L		L:S:4500 MIL:6500 MIL						33.00 MHz	
OPTICAL IOCHRDY		L:S:4500 MIL:6500 MIL						33.00 MHz	
OPTICAL INT		L:S:5000 MIL:7000 MIL						33.00 MHz	
OPTICAL RST L		L:S:4500 MIL:6500 MIL						33.00 MHz	
OPTICAL DMAACK L		L:S:4500 MIL:6500 MIL						33.00 MHz	
OPTICAL DMA RO	L:S:4500 MIL:6500 MIL						33.00 MHz		
ETHERNET MII	ENET LINK RXD<7..0>	L:S:8000:9000	7	(400)				13.28	
	ENET RX DV	L:S:8000 MIL:9000 MIL						13.28	
	ENET RX ER	L:S:8000 MIL:9000 MIL						13.28	
	ENET PHY TXD<7..0>	L:S:8000:9000	7	(400)				13.28	
	ENET LINK TXD<7..0>	L:S:600						13	
	ENET PHY TX ER	L:S:8000 MIL:9000 MIL						13.28	
	ENET LINK TX ER	L:S:400 MIL						13	
	ENET PHY TX EN	L:S:8000 MIL:9000 MIL						13.28	
	ENET LINK TX EN	L:S:400 MIL						13	
	ENET MDIO	L:S:8000 MIL:9000 MIL						13.28	
	ENET MDC	L:S:8000 MIL:9000 MIL						13.28	
	ENET COL	L:S:8000 MIL:9000 MIL						13.28	
	ENET CRS	L:S:8000 MIL:9000 MIL						13.28	
	FIREWIRE MII	FW LINK DATA<7..0>	L:S:2700:3500	7	(400)				13.29
		FW PHY DATA<7..0>	L:S:4700:5500	7	(400)				29
FW LINK CNTL<1..0>		L:S:9000:10000						13.29	
FW PHY CNTL<1..0>		L:S:300						29	
FW LINK LREQ		L:S:300 MIL						13	
FW PHY LREQ	L:S:8500 MIL:9500 MIL						13.29		
FW PINT	L:S:8500 MIL:9500 MIL						13.29		

GROUP	SIG_NAME	DIFFERENTIAL_PAIR	RELATIVE_PROPAGATION_DELAY	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS	
FIREWIRE Zo = 110	FW TPION	FW TP10	FW TP10:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		
	FW TPIOP	FW TP10	FW TP10:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		
	FW TPOON	FW TP00	FW TP00:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		
	FW TPOOP	FW TP00	FW TP00:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		
	FW TPBIOP	FW TPB10	FW TPB10:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		
	FW TPBIOP	FW TPB10	FW TPB10:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		
	FW TPAOON	FW TPA00	FW TPA00:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		
	FW TPAOOP	FW TPA00	FW TPA00:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		
	FW TPA1N	FW TPA1	FW TPA1:G:L:S:0 MIL:4#	500.0000	110 OHM SPACING		
	FW TPA1P	FW TPA1	FW TPA1:G:L:S:0 MIL:4#	500.0000	110 OHM SPACING		
	FW TPBIN	FW TPB1	FW TPB1:G:L:S:0 MIL:4#	500.0000	110 OHM SPACING		
	FW TPB1P	FW TPB1	FW TPB1:G:L:S:0 MIL:4#	500.0000	110 OHM SPACING		
	FW TP1IN	FW TP11	FW TP11:G:L:S:0 MIL:4#	500.0000	110 OHM SPACING		
	FW TP1IP	FW TP11	FW TP11:G:L:S:0 MIL:4#	500.0000	110 OHM SPACING		
	FW TP01N	FW TP01	FW TP01:G:L:S:0 MIL:4#	500.0000	110 OHM SPACING		
FW TP01P	FW TP01	FW TP01:G:L:S:0 MIL:4#	500.0000	110 OHM SPACING			
ETHERNET Zo = 100	MDI P<0>	ENET MD10	ENET MD10:G:H:43.29:J23.1:0 MIL:100 MIL		ENET 11 MIL SPACING		
	MDI M<0>	ENET MD10	ENET MD10:G:H:43.31:J23.2:0 MIL:100 MIL		ENET 11 MIL SPACING		
	MDI P<1>	ENET MD11	ENET MD11:G:H:43.33:J23.3:0 MIL:100 MIL		ENET 11 MIL SPACING		
	MDI M<1>	ENET MD11	ENET MD11:G:H:43.34:J23.4:0 MIL:100 MIL		ENET 11 MIL SPACING		
	MDI P<2>	ENET MD12	ENET MD12:G:H:43.39:J23.7:0 MIL:100 MIL		ENET 11 MIL SPACING		
	MDI M<2>	ENET MD12	ENET MD12:G:H:43.41:J23.8:0 MIL:100 MIL		ENET 11 MIL SPACING		
	MDI P<3>	ENET MD13	ENET MD13:G:H:43.42:J23.9:0 MIL:100 MIL		ENET 11 MIL SPACING		
	MDI M<3>	ENET MD13	ENET MD13:G:H:43.43:J23.10:0 MIL:100 MIL		ENET 11 MIL SPACING		
	LVDS Zo = 100 LOWER	CLKLVDS LN	CLKLVDS_L	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4
		CLKLVDS LP	CLKLVDS_L	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4
LVDS L0N		LVDS_L0	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
LVDS L0P		LVDS_L0	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
LVDS L1N		LVDS_L1	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
LVDS L1P		LVDS_L1	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
LVDS L2N		LVDS_L2	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
LVDS L2P		LVDS_L2	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
CLKLVDS UN		CLKLVDS_U	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
CLKLVDS UP		CLKLVDS_U	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
LVDS U0N		LVDS_U0	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
LVDS U0P		LVDS_U0	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
LVDS U1N		LVDS_U1	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
LVDS U1P		LVDS_U1	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
LVDS U2N		LVDS_U2	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	
LVDS U2P	LVDS_U2	LVDS:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4		
TMDS Zo = 100	TMDS CLKN	CLKTMDS	TMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5	
	TMDS CLKP	CLKTMDS	TMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5	
	TMDS DN<0>	TMDS_D0	TMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	8	
	TMDS DP<0>	TMDS_D0	TMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	8	
	TMDS DN<1>	TMDS_D1	TMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	8	
	TMDS DP<1>	TMDS_D1	TMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	8	
	TMDS DN<2>	TMDS_D2	TMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	8	
	TMDS DP<2>	TMDS_D2	TMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	8	
	ATI TMDS CLKN	ATI_CLKTMDS	ATI:TMDS:G:L:S:0 MIL:50 MIL	200.0000	100 OHM SPACING	5	
	ATI TMDS CLKP	ATI_CLKTMDS	ATI:TMDS:G:L:S:0 MIL:50 MIL	200.0000	100 OHM SPACING	5	
	ATI TMDS DN<0>	ATI_TMDS_D0	ATI:TMDS:G:L:S:0 MIL:50 MIL	200.0000	100 OHM SPACING	8	
	ATI TMDS DP<0>	ATI_TMDS_D0	ATI:TMDS:G:L:S:0 MIL:50 MIL	200.0000	100 OHM SPACING	8	
	ATI TMDS DN<1>	ATI_TMDS_D1	ATI:TMDS:G:L:S:0 MIL:50 MIL	200.0000	100 OHM SPACING	8	
	ATI TMDS DP<1>	ATI_TMDS_D1	ATI:TMDS:G:L:S:0 MIL:50 MIL	200.0000	100 OHM SPACING	8	
	ATI TMDS DN<2>	ATI_TMDS_D2	ATI:TMDS:G:L:S:0 MIL:50 MIL	200.0000	100 OHM SPACING	8	
ATI TMDS DP<2>	ATI_TMDS_D2	ATI:TMDS:G:L:S:0 MIL:50 MIL	200.0000	100 OHM SPACING	8		
USB 1.1 Zo = 90	USB DEM	USB_DE	USB_DE:G:L:S:0 MIL:200 MIL		5.6 MIL SPACING		
	USB DEP	USB_DE	USB_DE:G:L:S:0 MIL:200 MIL		5.6 MIL SPACING		
	USB DFM	USB_DE	USB_DE:G:L:S:0 MIL:200 MIL		5.6 MIL SPACING		

8

7

6

5

4

3

2

1

REVISION HISTORY

EVT2 RELEASE

- 08/13/04 - 1. CHANGE EXT TMD5 SWING RESISTORS TO 510 OHM (R869, R876), REMOVE SI_RESET PULL HIGH
- 2. CHANGE RGB SIGNAL INPEDENCE (R341, R342, R346, R456, R458, R462)
- 3. ADD 2 RESISTORS (NO STUFF) BETWEEN FAN_PWM AND FAN_PWM_L OF FAN1 AND FAN2
- 4. CHANGE 2 CAPS (C233, C803) TO IMPROVE FEEDBACK PROTECTION AND PBUS CURRENT LIMIT CIRCUIT
- 5. MODIFY CPU_VCORE VID AND CPU_VCORE SETTING

- 08/16/04 - 1. MODIFY CPU_AVDD SETTING

- 08/20/04 - 1. ADD TRACKPAD POWER +5V_TPAD CONTROL CIRCUIT

- 09/01/04 - 1. CHANGE ALL FONTS INTO SMALL ONES

- 09/02/04 - 1. MODIFT CPU_VCORE VID AND CPU_VCORE SEETING AGAIN
- 2. MODIFY CPU_AVDD SEETING AGAIN

- 3. CHANGE INT TMD5 DAMPING RESISTERS (R760-R767) TO 0 OHM

- 09/03/04 - 1. ADD MMM CIRCUIT, ARRANGE 2 INTREPID GPIOS FOR MM_FFIRQ_L, MM_SIRQ_L AND PULL UP RESISTORS R801, R802

- 2. ADD R803 BETWEEN DP6 AND DCDC_IN

- 3. ADD R804 AND SUPERCAP C692 ON +4_6V_BU

- 4. CHANGE TRACKPAD CONNECTOR J10 AND PIN OUT

- 09/06/04 - 1. ADD EMI SOLUTION L12

- 09/07/04 - 1. CHANGE TRACKPAD CONNECTOR PIN OUT

- 09/08/04 - 1. ADD BATTERY CURRENT SENSOR CIRCUIT

- 09/09/04 - 1. ADD EMI SOLUTION R816; ADD MMM RESET CIRCUIT

- 09/10/04 - 1. MODIFY FIREWIRE PORT0 POWER CIRCUIT

- 2. ADD NET FROM BATTERY CURRENT SENSOR CIRCUIT TO PMU

- 09/13/04 - 1. ADD CURRENT LIMITER R821 BETWEEN PMU(U29) AND U33

- 2. ADD PULL UP AND PULL DOWN RESISTORS FOR MMM SENSOR

DVT RELEASE

- 09/27/04 - 1. ADD ST MMM SENSOR CIRCUIT

- 10/14/04 - 2. ADD FIREWIRE POWER PROTECT CIRCUIT

- 10/15/04 - 3. CHANGE EXT_TMD5 TERMINAL RESISTERS AND V SWINING RESISTOR

- 10/22/04 - 4. CHANGE FAN CONTROLLER FROM ADT7460 TO ADT7467

- 11/02/04 - 5. CHANGE BBANG IC TO ATTINY2313

PVT RELEASE

- 12/17/04 - 1. REMOVE ALL OPEN JUMPER

- 12/17/04 - 2. SCHEMATIC RELEASE FOR PRODUCTION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	A
SCALE	SHT	OF
NONE	42	46

8

7

6

5

4

3

2

1

8		7		6		5		4		3		2		1																		
*** Part Cross-Reference for the entire design ***																																
C1	CAP	5	C167	CAP	16	C235	CAP	16	C303	CAP	23	C371	CAP	29	C439	CAP	35	L57	IND	23	R61	RES	32	R229	RES	26						
C2	CAP	5	C168	CAP	16	C236	CAP	16	C304	CAP	23	C372	CAP	29	C440	CAP	35	L58	IND	30	R62	RES	32	R230	RES	26	R231	RES	13			
C3	CAP	35	C169	CAP	11	C237	CAP	14	C305	CAP	21	C373	CAP	29	C441	IND	26	L59	IND	29	R63	RES	7	R232	RES	7	R233	RES	33	R234	RES	26
C4	CAP	35	C170	CAP	16	C238	CAP	16	C306	CAP	21	C374	CAP	29	C442	IND	34	L60	IND	34	R64	RES	35	R235	RES	12	R236	RES	35	R237	RES	26
C5	CAP	35	C171	CAP	16	C239	CAP	16	C307	CAP	21	C375	CAP	29	C443	IND	34	L61	IND	34	R65	RES	35	R238	RES	35	R239	RES	35	R240	RES	12
C6	CAP	35	C172	CAP	16	C240	CAP	16	C308	CAP	21	C376	CAP	29	C444	IND	34	L62	IND	34	R66	RES	35	R241	RES	35	R242	RES	12	R243	RES	14
C7	CAP	35	C173	CAP	16	C241	CAP	16	C309	CAP	21	C377	CAP	29	C445	IND	34	L63	IND	34	R67	RES	35	R244	RES	35	R245	RES	12	R246	RES	12
C8	CAP	34	C174	CAP	11	C242	CAP	16	C310	CAP	21	C378	CAP	29	C446	IND	34	L64	IND	34	R68	RES	7	R247	RES	9	R248	RES	31	R249	RES	31
C9	CAP	5	C175	CAP	16	C243	CAP	16	C311	CAP	21	C379	CAP	29	C447	IND	34	L65	IND	36	R69	RES	35	R250	RES	14	R251	RES	26	R252	RES	14
C10	CAP	5	C176	CAP	16	C244	CAP	16	C312	CAP	21	C380	CAP	29	C448	IND	34	L66	IND	36	R70	RES	7	R253	RES	35	R254	RES	12	R255	RES	12
C11	CAP	5	C177	CAP	16	C245	CAP	16	C313	CAP	21	C381	CAP	29	C449	IND	34	L67	IND	36	R71	RES	35	R256	RES	35	R257	RES	9	R258	RES	14
C12	CAP	32	C178	CAP	16	C246	CAP	16	C314	CAP	21	C382	CAP	29	C450	IND	34	L68	IND	24	R72	RES	35	R259	RES	35	R260	RES	12	R261	RES	14
C13	CAP	35	C179	CAP	16	C247	CAP	16	C315	CAP	21	C383	CAP	29	C451	IND	34	L69	IND	34	R73	RES	32	R262	RES	35	R263	RES	13	R264	RES	14
C14	CAP	35	C180	CAP	16	C248	CAP	16	C316	CAP	21	C384	CAP	29	C452	IND	34	L70	IND	32	R74	RES	32	R265	RES	35	R266	RES	14	R267	RES	14
C15	CAP	35	C181	CAP	16	C249	CAP	16	C317	CAP	21	C385	CAP	29	C453	IND	34	L71	IND	35	R75	RES	32	R268	RES	35	R269	RES	14	R270	RES	14
C16	CAP	35	C182	CAP	16	C250	CAP	16	C318	CAP	21	C386	CAP	29	C454	IND	34	L72	IND	35	R76	RES	7	R271	RES	12	R272	RES	12	R273	RES	14
C17	CAP	5	C183	CAP	16	C251	CAP	16	C319	CAP	21	C387	CAP	29	C455	IND	34	L73	IND	23	R77	RES	32	R274	RES	12	R275	RES	14	R276	RES	14
C18	CAP	5	C184	CAP	16	C252	CAP	16	C320	CAP	21	C388	CAP	29	C456	IND	34	L74	IND	23	R78	RES	7	R277	RES	12	R278	RES	14	R279	RES	14
C19	CAP	23	C185	CAP	16	C253	CAP	16	C321	CAP	21	C389	CAP	29	C457	IND	34	L75	IND	23	R79	RES	7	R280	RES	35	R281	RES	35	R282	RES	14
C20	CAP	5	C186	CAP	16	C254	CAP	16	C322	CAP	21	C390	CAP	29	C458	IND	34	L76	IND	23	R80	RES	35	R283	RES	35	R284	RES	14	R285	RES	14
C21	CAP	35	C187	CAP	8	C255	CAP	16	C323	CAP	21	C391	CAP	29	C459	IND	34	L77	IND	23	R81	RES	35	R286	RES	35	R287	RES	14	R288	RES	14
C22	CAP	35	C188	CAP	24	C256	CAP	11	C324	CAP	21	C392	CAP	29	C460	IND	34	L78	IND	23	R82	RES	32	R289	RES	35	R290	RES	14	R291	RES	14
C23	CAP	35	C189	CAP	16	C257	CAP	16	C325	CAP	21	C393	CAP	29	C461	IND	34	L79	IND	23	R83	RES	32	R292	RES	35	R293	RES	14	R294	RES	14
C24	CAP	35	C190	CAP	12	C258	CAP	16	C326	CAP	21	C394	CAP	29	C462	IND	34	L80	IND	20	R84	RES	7	R295	RES	35	R296	RES	14	R297	RES	14
C25	CAP	5	C191	CAP	16	C259	CAP	16	C327	CAP	21	C395	CAP	29	C463	IND	34	L81	IND	20	R85	RES	7	R298	RES	35	R299	RES	14	R300	RES	14
C26	CAP	5	C192	CAP	12	C260	CAP	16	C328	CAP	21	C396	CAP	29	C464	IND	34	L82	IND	20	R86	RES	35	R301	RES	35	R302	RES	14	R303	RES	14
C27	CAP	5	C193	CAP	36	C261	CAP	16	C329	CAP	21	C397	CAP	29	C465	IND	34	L83	IND	20	R87	RES	32	R304	RES	35	R305	RES	14	R306	RES	14
C28	CAP	5	C194	CAP	16	C262	CAP	16	C330	CAP	21	C398	CAP	29	C466	IND	34	L84	IND	20	R88	RES	7	R307	RES	35	R308	RES	14	R309	RES	14
C29	CAP	5	C195	CAP	36	C263	CAP	16	C331	CAP	21	C399	CAP	29	C467	IND	34	L85	IND	20	R89	RES	35	R310	RES	35	R311	RES	14	R312	RES	14
C30	CAP	5	C196	CAP	36	C264	CAP	16	C332	CAP	21	C400	CAP	29	C468	IND	34	L86	IND	20	R90	RES	35	R313	RES	35	R314	RES	14	R315	RES	14
C31	CAP	5	C197	CAP	17	C265	CAP	16	C333	CAP	21	C401	CAP	29	C469	IND	34	L87	IND	20	R91	RES	35	R316	RES	35	R317	RES	14	R318	RES	14
C32	CAP	5	C198	CAP	24	C266	CAP	16	C334	CAP	21	C402	CAP	29	C470	IND	34	L88	IND	20	R92	RES	35	R319	RES	35	R320	RES	14	R321	RES	14
C33	CAP	5	C199	CAP	16	C267	CAP	16	C335	CAP	21	C403	CAP	29	C471	IND	34	L89	IND	20	R93	RES	35	R322	RES	35	R323	RES	14	R324	RES	14
C34	CAP	5	C200	CAP	16	C268	CAP	16	C336	CAP	21	C404	CAP	29	C472	IND	34	L90	IND	20	R94	RES	35	R325	RES	35	R326	RES	14	R327	RES	14
C35	CAP	5	C201	CAP	16	C269	CAP	16	C337	CAP	21	C405	CAP	29	C473	IND	34	L91	IND	20	R95	RES	35	R328	RES	35	R329	RES	14	R330	RES	14
C36	CAP	5	C202	CAP	16	C270	CAP	16	C338	CAP	21	C406	CAP	29	C474	IND	34	L92	IND	20	R96	RES	35	R331	RES	35	R332	RES	14	R333	RES	14
C37	CAP	5	C203	CAP	16	C271	CAP	16	C339	CAP	21	C407	CAP	29	C475	IND	34	L93	IND	20	R97	RES	35	R334	RES	35	R335	RES	14	R336	RES	14
C38	CAP	5	C204	CAP	16	C272	CAP	16	C340	CAP	21	C408	CAP	29	C476	IND	34	L94	IND	20	R98	RES	35	R337	RES	35	R338	RES	14	R339	RES	14
C39	CAP	5	C205	CAP	16	C273	CAP	16	C341	CAP	21	C409	CAP	29	C477	IND	34	L95	IND	20	R99	RES	35	R340	RES	35	R341	RES	14	R342	RES	14
C40	CAP	5	C206	CAP	16	C274	CAP	16	C342	CAP	21	C410	CAP	29	C478	IND	34	L96	IND	20	R100	RES	35	R343	RES	35	R344	RES	14	R345	RES	14
C41	CAP	5	C207	CAP	16	C275	CAP	16	C343	CAP	21	C411	CAP	29	C479	IND	34	L97	IND	20	R101	RES	35	R346	RES	35	R347	RES	14	R348	RES	14
C42	CAP	5	C208	CAP	16	C276	CAP	16	C344	CAP	21	C412	CAP	29	C480	CAP	29	L98	IND	24	R102	RES	35	R349	RES	35	R350	RES	14	R351	RES	14
C43	CAP	5	C209	CAP	16	C277	CAP	16	C345	CAP	21	C413	CAP	29	C481	CAP	29	L99	IND	24	R103	RES	35	R352	RES	35	R353	RES	14	R354	RES	14
C44	CAP	5	C210	CAP	20	C278	CAP	16	C346	CAP	21	C414	CAP	29	C482	CAP	29	L100	IND	24	R104	RES	35	R355	RES	35	R356	RES	14	R357	RES	14
C45	CAP	5	C211	CAP	12	C279	CAP	16	C347	CAP	21	C415	CAP	29	C483	CAP	29	L101	IND	24	R105	RES	35	R358	RES	35	R359	RES	14	R360	RES	14
C46	CAP	5	C212	CAP	16	C280	CAP	16	C348	CAP	21	C416	CAP	29	C484	CAP	29	L102	IND	24	R106	RES	35	R361	RES	35	R362	RES	14	R363	RES	14
C47	CAP	5	C213	CAP	16	C281	CAP	16	C349	CAP	21	C417	CAP	29	C485	CAP	29	L103	IND	24	R107	RES	35	R364	RES	35	R365	RES	14	R366	RES	14
C48	CAP	5	C214	CAP	16	C282	CAP	16	C350	CAP	21	C418	CAP	29	C486	CAP	29	L104	IND	24	R108	RES	35	R367	RES	35	R368	RES	14	R369	RES	14
C49	CAP	5	C215	CAP	16	C283	CAP	16	C351	CAP	21	C419	CAP	29	C487	CAP	29	L105	IND	24	R109	RES	35	R370	RES	35	R371	RES	14	R372	RES	14
C50	CAP	5	C216	CAP	16	C284	CAP	16	C352	CAP	21	C420	CAP	29	C488	CAP	29	L106	IND	24	R110	RES	35	R373	RES	35	R374	RES	14	R375	RES	14
C51	CAP	5	C217</																													

