

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING				CK APPD	ENG APPD
REV	ZONE	ECN	DESCRIPTION OF CHANGE	DATE	DATE
02		248015	ENGINEERING RELEASED	12/05/02	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447 MAXBUS INTERFACE
6	MPC7447 DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M10 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M10 LVDS/TMDS/GPIO & GPU VCORE
21	M10 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLEETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)


# SCHEM, MLB, PB15


Fri Jan 23 20:30:40 2004

## BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
SSCG	NO_SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
USB_MODEM	SOFT_MODEM
GPU_PWRMSR	INT_TMDS
GPU_SS	
VGA_BUFFER_RES	
EXT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6338	1	SCHEM,MLB,PB15	SCH1	
820-1441	1	PCBF,MLB,PB15	PCB1	
065-3951	1	CMNPRTS,MLB,PB15	DMS1	DMS630-4285&DMS630-4721
065-3952	1	SELPRTS,MLB,PB15,BTR	DMS2	DMS630-4285
065-4479	1	SELPRTS,MLB,PB15,BST	DMS3	DMS630-4721

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPPER	DESIGN CR	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		DRAWING NUMBER	
		D		051-6338	
				REV. C	
				SHT 1 OF 40	



**SYSTEM BLOCK DIAGRAM**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# POWER SYSTEM ARCHITECTURE



## POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	3 OF 40

# PCB SPECS


THICKNESS : 1.2 MM / 0.047 IN  
 1/2 OZ CU THICKNESS: 0.7 MILS  
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%  
 DIELECTRIC: FR-4  
 LAYER COUNT: 10  
 SIGNAL TRACE WIDTH: 4 MILS  
 SIGNAL TRACE SPACING: 4 MILS  
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

## BOARD STACK-UP AND CONSTRUCTION


1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA




## BOARD HOLES

### CHASSIS MOUNTS


#### ASICS HEATSINK MOUNTS




#### I/O AREA




#### INVERTER



#### MECH. HOLES




## GROUND VIAS



## BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	4 OF 40



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33782748	1	IC, APOLLO7, 1.X, 1.25GHZ, 1.XV CORE, 85C	U56	CRITICAL	CPU_BST
33782732	1	IC, APOLLO7, 1.X, 1.0GHZ, 1.XV CORE, 85C	U56	CRITICAL	CPU_BTR

OMIT  
 U56  
 800MHZ  
 APOLLO MPC7445\_360  
 BGA  
 (1 OF 3)  
 MPC7447

### MPC7447 MAXBUS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE NONE	SHEET 5 OF 40	DRAWING NUMBER <b>D 051-6338</b>	REV. <b>C</b>
---------------------	---------------	------------------	-------------------------------------	------------------

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

36 CPU\_DATA<0> R15 D0  
 36 CPU\_DATA<1> W15 D1  
 36 CPU\_DATA<2> T14 D2  
 36 CPU\_DATA<3> V16 D3  
 36 CPU\_DATA<4> W16 D4  
 36 CPU\_DATA<5> T15 D5  
 36 CPU\_DATA<6> U15 D6  
 36 CPU\_DATA<7> P14 D7  
 36 CPU\_DATA<8> V13 D8  
 36 CPU\_DATA<9> W13 D9  
 36 CPU\_DATA<10> T13 D10  
 36 CPU\_DATA<11> P13 D11  
 36 CPU\_DATA<12> U14 D12  
 36 CPU\_DATA<13> W14 D13  
 36 CPU\_DATA<14> R12 D14  
 36 CPU\_DATA<15> T12 D15  
 36 CPU\_DATA<16> W12 D16  
 36 CPU\_DATA<17> V12 D17  
 36 CPU\_DATA<18> N11 D18  
 36 CPU\_DATA<19> N10 D19  
 36 CPU\_DATA<20> R11 D20  
 36 CPU\_DATA<21> U11 D21  
 36 CPU\_DATA<22> W11 D22  
 36 CPU\_DATA<23> T11 D23  
 36 CPU\_DATA<24> R10 D24  
 36 CPU\_DATA<25> N9 D25  
 36 CPU\_DATA<26> P10 D26  
 36 CPU\_DATA<27> U10 D27  
 36 CPU\_DATA<28> R9 D28  
 36 CPU\_DATA<29> W10 D29  
 36 CPU\_DATA<30> U9 D30  
 36 CPU\_DATA<31> V9 D31  
 36 CPU\_DATA<32> W5 D32  
 36 CPU\_DATA<33> U6 D33  
 36 CPU\_DATA<34> T5 D34  
 36 CPU\_DATA<35> U5 D35  
 36 CPU\_DATA<36> W7 D36  
 36 CPU\_DATA<37> R6 D37  
 36 CPU\_DATA<38> P7 D38  
 36 CPU\_DATA<39> V6 D39  
 36 CPU\_DATA<40> P17 D40  
 36 CPU\_DATA<41> R19 D41  
 36 CPU\_DATA<42> V18 D42  
 36 CPU\_DATA<43> R18 D43  
 36 CPU\_DATA<44> V19 D44  
 36 CPU\_DATA<45> T19 D45  
 36 CPU\_DATA<46> U19 D46  
 36 CPU\_DATA<47> W19 D47  
 36 CPU\_DATA<48> U18 D48  
 36 CPU\_DATA<49> W17 D49  
 36 CPU\_DATA<50> W18 D50  
 36 CPU\_DATA<51> T16 D51  
 36 CPU\_DATA<52> T18 D52  
 36 CPU\_DATA<53> T17 D53  
 36 CPU\_DATA<54> W3 D54  
 36 CPU\_DATA<55> V17 D55  
 36 CPU\_DATA<56> U4 D56  
 36 CPU\_DATA<57> U8 D57  
 36 CPU\_DATA<58> U7 D58  
 36 CPU\_DATA<59> R7 D59  
 36 CPU\_DATA<60> P6 D60  
 36 CPU\_DATA<61> R8 D61  
 36 CPU\_DATA<62> W8 D62  
 36 CPU\_DATA<63> T8 D63

NC T3 DP0  
 NC W4 DP1  
 NC T4 DP2  
 NC W9 DP3  
 NC M6 DP4  
 NC V3 DP5  
 NC N8 DP6  
 NC W6 DP7

OMIT  
**U56**  
 800MHZ  
 BGA  
 (2 OF 3)  
 APOLLO\_MPC7445\_360



NC F18 NC\_F18  
 NC F17 NC\_F17  
 NC F19 NC\_F19  
 NC H19 NC\_H19  
 NC H18 NC\_H18  
 NC H17 NC\_H17  
 NC H16 NC\_H16  
 NC E19 NC\_E19  
 NC D18 NC\_D18  
 NC F16 NC\_F16  
 NC G16 NC\_G16  
 NC D19 NC\_D19  
 NC F15 NC\_F15  
 NC G19 NC\_G19  
 NC E16 NC\_E16  
 NC D17 NC\_D17  
 NC D16 NC\_D16

NC P15 NC\_P15  
 NC L15 NC\_L15  
 NC N15 NC\_N15  
 NC P18 NC\_P18  
 NC N14 NC\_N14  
 NC M14 NC\_M14  
 NC M17 NC\_M17  
 NC N13 NC\_N13  
 NC N16 NC\_N16  
 NC M19 NC\_M19  
 NC M16 NC\_M16  
 NC P19 NC\_P19  
 NC N17 NC\_N17  
 NC M15 NC\_M15  
 NC L17 NC\_L17  
 NC L14 NC\_L14  
 NC K15 NC\_K15  
 NC J14 NC\_J14  
 NC J18 NC\_J18  
 NC J19 NC\_J19  
 NC J15 NC\_J15  
 NC K19 NC\_K19  
 NC J16 NC\_J16  
 NC H15 NC\_H15  
 NC L16 NC\_L16  
 NC P16 NC\_P16  
 NC M18 NC\_M18  
 NC L19 NC\_L19  
 NC L18 NC\_L18  
 NC K18 NC\_K18  
 NC J17 NC\_J17  
 NC K16 NC\_K16  
 NC C19 NC\_C19  
 NC D15 NC\_D15  
 NC G15 NC\_G15  
 NC C18 NC\_C18  
 NC A16 NC\_A16  
 NC B19 NC\_B19  
 NC A19 NC\_A19  
 NC D14 NC\_D14  
 NC E15 NC\_E15  
 NC B15 NC\_B15  
 NC B17 NC\_B17  
 NC C17 NC\_C17  
 NC C16 NC\_C16  
 NC G13 NC\_G13  
 NC E14 NC\_E14  
 NC H14 NC\_H14  
 NC G14 NC\_G14  
 NC C15 NC\_C15  
 NC A17 NC\_A17  
 NC G12 NC\_G12  
 NC F14 NC\_F14  
 NC F13 NC\_F13  
 NC E13 NC\_E13  
 NC B16 NC\_B16  
 NC A15 NC\_A15  
 NC C14 NC\_C14  
 NC A18 NC\_A18  
 NC A13 NC\_A13  
 NC F12 NC\_F12  
 NC A14 NC\_A14  
 NC G11 NC\_G11  
 NC C13 NC\_C13

NC N12 NC\_N12  
 NC N18 NC\_N18  
 NC K17 NC\_K17  
 NC N19 NC\_N19  
 NC B18 NC\_B18  
 NC E12 NC\_E12  
 NC B13 NC\_B13  
 NC B14 NC\_B14  
 NC A6 NC\_A6

OMIT  
**U56**  
 800MHZ  
 BGA  
 (3 OF 3)  
 APOLLO\_MPC7445\_360

BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON




MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	OF
		6	40


# CPU PLL CONFIG CIRCUITRY



STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X


# CPU CONFIGURATION

## MAXBUS VSEL



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET\_L  
NEED TO CHARACTERIZE

## BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

# CPU FREQUENCY CONFIGURATION

## APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG	
	167MHZ	133MHZ	4 ABCD	0123 HEX
0.0X	PLL OFF		0 1111	0F
1.0X	PLL BYPASS		0 0011	03
2.0X	333	267	0 0100	04
3.0X	500	400	0 1000	08
4.0X	667	533	0 1010	0A
5.0X	833	667	0 1011	0B
5.5X	917	733	0 1001	09
6.0X	1000	800	0 1101	0D
6.5X	1083	867	0 0101	05
7.0X	1167	933	0 0010	02
7.5X	1250	1000	0 0001	01
8.0X	1333	1067	0 1100	0C
8.5X	1417	1133	0 0110	06
9.0X	1500	1200	1 0111	17
9.5X	1583	1267	0 0111	07
10.0X	1667	1333	1 1010	1A
10.5X	1750	1400	1 1000	18
11.0X	1833	1467	1 1001	19
11.5X	1917	1533	0 0000	00
12.0X	2000	1600	1 1011	1B
12.5X	2083	1667	1 1111	1F
13.0X	2167	1733	1 0101	15
13.5X	2250	1800	0 1110	0E
14.0X	2333	1867	1 1100	1C
15.0X	2500	2000	1 0001	11
16.0X	2667	2133	1 1101	1D
17.0X	2833	2267	1 0000	10
18.0X	3000	2400	1 0010	12
20.0X	3333	2667	1 0011	13
21.0X	3500	2800	1 0100	14
24.0X	4000	3200	1 0110	16
28.0X	4667	3733	1 1110	1E

# CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6338 REV. C  
SCALE: NONE SHEET: 7 OF 40


# INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:


- 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELDPT1SPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE


## MAXBUS PULL-UPS




# INTREPID BOOT STRAPS




## BIT 32 TO 39





## BIT 40 TO 47



## BIT 48 TO 55



## BIT 56 TO 63



# Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY




THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS



1MB BOOT ROM



WEAK PULLDOWNS ENSURE CKES STAY LOW AFTER 2.5V I/O TO INTREPID SHUTS OFF.



**INT - DDR/BOOTROM**


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND  
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND


### 16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	10 OF 40




NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting



DDR BYPASS  
SLOT "A"



SLOT "B"



DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	SHT	11 OF 40	
NONE			

SLOT "A"  
LOWER SLOT  
FACTORY SLOT



SLOT "B"  
UPPER SLOT  
CUSTOMER SLOT

ADDR=0XA0 (WR) / 0XA1 (RD)

ADDR=0XA2 (WR) / 0XA3 (RD)




AGP PULL-UPS/PULL DOWNS



NOTE: Designs using AGP slot should use 52-ohm a resistor here.


AGP\_FB\_CLK IS ROUTED THE SAME LENGTH AS CLK66M\_GPU\_AGP

AGP I/O REFERENCE  
(PLACE CLOSE TO INTREPID AGP BALLS)




SIMPLY PROVIDING REFERENCE TO CHIP BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS  
PLACE CLOSE TO INTREPID SIDE



PCI PULL-UPS




NEC USB2 REQ REMAINS ON +3V\_MAIN BECAUSE THIS CHIP IS POWERED DURING SLEEP

INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE	NONE	SHT	12 OF 40
SIZE	D	DRAWING NUMBER	051-6338
REV.	C		



U51  
INTREPID-REV2.1  
BGA  
(5 OF 9)  
CRITICAL

UATA100

UDMA - STOP  
UDMA - HOSTDMARDY/HSTROBE  
UDMA - DEVICEMARDY/DSTROBE

CARDSLOT  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE

IDE

NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE

ATA_D0	V5	UIDE_DATA<0>	24 37
ATA_D1	T1	UIDE_DATA<1>	24 37
ATA_D2	U1	UIDE_DATA<2>	24 37
ATA_D3	U2	UIDE_DATA<3>	24 37
ATA_D4	V4	UIDE_DATA<4>	24 37
ATA_D5	V2	UIDE_DATA<5>	24 37
ATA_D6	M1	UIDE_DATA<6>	24 37
ATA_D7	V1	UIDE_DATA<7>	24 37
ATA_D8	M2	UIDE_DATA<8>	24 37
ATA_D9	M8	UIDE_DATA<9>	24 37
ATA_D10	M4	UIDE_DATA<10>	24 37
ATA_D11	M5	UIDE_DATA<11>	24 37
ATA_D12	V2	UIDE_DATA<12>	24 37
ATA_D13	Y1	UIDE_DATA<13>	24 37
ATA_D14	M7	UIDE_DATA<14>	24 37
ATA_D15	Y8	UIDE_DATA<15>	24 37
ATA_A0	Y5	UIDE_ADDR<0>	24 37
ATA_A1	AB1	UIDE_ADDR<1>	24 37
ATA_A2	Y7	UIDE_ADDR<2>	24 37
ATA_VREF	Y15	UIDE_REF	38
ATA_RST	Y4	UIDE_RST_L	24 37
ATA_WR	AA1	UIDE_DIOW_L	24 37
ATA_RD	AA2	UIDE_DIOR_L	24 37
ATA_CHRDY	AA5	UIDE_IOCHRDY	24 37
ATA_CS0	AA4	UIDE_CS0_L	24 37
ATA_CS1	AB2	UIDE_CS1_L	24 37
ATA_DMACK	AC1	UIDE_DMACK_L	24 37
ATA_DMARQ	AC2	UIDE_DMARQ_L	24 37
ATA_INTRQ	AA8	UIDE_INTRQ	24 37
CS_CEL1	AD1	CSLOT_CEL1_L_SPN	
CS_CEL2	AB4	CSLOT_CEL2_L_SPN	
CS_IORD	AB5	CSLOT_IORD_L_SPN	
CS_IOWR	AD2	CSLOT_IOWR_L_SPN	
CS_OE	AC4	CSLOT_OE_L_SPN	
CS_WE	AE1	CSLOT_WE_L_SPN	
CS_WAIT	AE2	CSLOT_IOWAIT_L_PU	
IDEDD0	AC5	EIDE_DATA<0>	24 37
IDEDD1	AD4	EIDE_DATA<1>	24 37
IDEDD2	AF1	EIDE_DATA<2>	24 37
IDEDD3	AG1	EIDE_DATA<3>	24 37
IDEDD4	AF2	EIDE_DATA<4>	24 37
IDEDD5	AH1	EIDE_DATA<5>	24 37
IDEDD6	AD5	EIDE_DATA<6>	24 37
IDEDD7	AG2	EIDE_DATA<7>	24 37
IDEDD8	AE4	EIDE_DATA<8>	24 37
IDEDD9	AK5	EIDE_DATA<9>	24 37
IDEDD10	AF4	EIDE_DATA<10>	24 37
IDEDD11	AH2	EIDE_DATA<11>	24 37
IDEDD12	AD7	EIDE_DATA<12>	24 37
IDEDD13	AG4	EIDE_DATA<13>	24 37
IDEDD14	AJ1	EIDE_DATA<14>	24 37
IDEDD15	AJ2	EIDE_DATA<15>	24 37
IDEA0	AF5	EIDE_ADDR<0>	24 37
IDEA1	AK7	EIDE_ADDR<1>	24 37
IDEA2	AK1	EIDE_ADDR<2>	24 37
IDEA3	AG5	CSLOT_ADDR3_SPN	
IDEA4	AH4	CSLOT_ADDR4_SPN	
IDEA5	AL1	CSLOT_ADDR5_SPN	
IDEA6	AK2	CSLOT_ADDR6_SPN	
IDEA7	AH5	CSLOT_ADDR7_SPN	
IDEA8	AF7	CSLOT_ADDR8_SPN	
IDEA9	AG7	CSLOT_ADDR9_SPN	
IDECHRDY	AK4	EIDE_IOCHRDY	24 37
IDEC_S0	AB7	EIDE_CS0_L	24 37
IDEC_S1	AM1	EIDE_CS1_L	24 37
IDERST	AJ4	EIDE_RST_L	24 37
IDENR	AM2	EIDE_NR_L	24 37
IDERD	AL2	EIDE_RD_L	24 37
IDEDMACK	AG8	EIDE_DMACK_L	24 37
IDEDMARQ	AH7	EIDE_DMARQ	24 37
IDEINTRQ	AA7	EIDE_INT	24 37

R224  
82  
1/16W  
MP  
402

R205  
82  
1/16W  
MP  
402

R232  
10K  
5%  
1/16W  
MP  
402

NOT USING CARDSLOT INTERFACE


R207  
1K  
1%  
1/16W  
MP  
402

R160  
10  
1/16W  
MP  
402

Keep C847 stub short

C847  
10pF  
50V  
CERM  
402

ENET\_TXD SERIES TERMINATION



JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TRSTSELS (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ

BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - LOWER	N/A	N/A	N/A
A1-RD	J25 - PG 11			
A2-WR	RAM - UPPER	N/A	N/A	N/A
A3-RD	J25 - PG 11			
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-WR			J14 - PG 25	
AE-WR	BOOTBANG EEPROM	N/A	N/A	N/A
AF-RD	U51 - PG 6			
84-WR	LMU	N/A	N/A	N/A
85-RD	J3000 - PG 23 (LMU on RUX Brd.)			
5C-WR	N/A	FAN CONTROLLER	N/A	N/A
5D-RD		U52 - PG 25		
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD			J2 - PG 25	
D2-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D3-RD		U30 - PG 14		

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

INT - ENET/FW/UATA  
EIDE/I2C


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC. DRAWING NUMBER: D 051-6338 C  
SCALE: NONE SHEET: 13 OF 40

# USB PORT ASSIGNMENTS


## PORT A - PORT D/UNUSED



## PORT E/BLUETOOTH



## PORT F/MODEM



## INT - USB/GPIOS/I2S


### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19780004	19780035		Y2	Alt. for Sward Part

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG




 APPLE COMPUTER INC.  
 DRAWING NUMBER: **D 051-6338**  
 SCALE: NONE  
 SHEET: **14** OF **40**  
 REV: **C**




# Intrepid Power

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6338	C
SCALE		SHT	
NONE		15 OF 40	



# Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6338	REV. C
	SCALE NONE	SHEET 16	OF 40





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038		Y1	Alt. for Sward Part

**CRITICAL**  
**U17**  
**NEC\_upD720101\_USB2**  
FBGA

39 37 24 18 12 9	PCI_AD<0>	M5	AD0
39 37 24 18 12 9	PCI_AD<1>	P5	AD1
39 37 24 18 12 9	PCI_AD<2>	N5	AD2
39 37 24 18 12 9	PCI_AD<3>	P4	AD3
39 37 24 18 12 9	PCI_AD<4>	N4	AD4
39 37 24 18 12 9	PCI_AD<5>	M3	AD5
39 37 24 18 12 9	PCI_AD<6>	N3	AD6
39 37 24 18 12 9	PCI_AD<7>	M1	AD7
39 37 24 18 12 9	PCI_AD<8>	L2	AD8
39 37 24 18 12 9	PCI_AD<9>	L1	AD9
39 37 24 18 12 9	PCI_AD<10>	K2	AD10
39 37 24 18 12 9	PCI_AD<11>	L3	AD11
39 37 24 18 12 9	PCI_AD<12>	K1	AD12
39 37 24 18 12 9	PCI_AD<13>	K3	AD13
39 37 24 18 12 9	PCI_AD<14>	J2	AD14
39 37 24 18 12 9	PCI_AD<15>	J1	AD15
39 37 24 18 12 9	PCI_AD<16>	F2	AD16
39 37 24 18 12 9	PCI_AD<17>	E3	AD17
39 37 24 18 12 9	PCI_AD<18>	E1	AD18
39 37 24 18 12 9	PCI_AD<19>	D3	AD19
39 37 24 18 12 9	PCI_AD<20>	D1	AD20
39 37 24 18 12 9	PCI_AD<21>	D2	AD21
39 37 24 18 12 9	PCI_AD<22>	C2	AD22
39 37 24 18 12 9	PCI_AD<23>	C1	AD23
39 37 24 18 12 9	PCI_AD<24>	B4	AD24
39 37 24 18 12 9	PCI_AD<25>	A4	AD25
39 37 24 18 12 9	PCI_AD<26>	B5	AD26
39 37 24 18 12 9	PCI_AD<27>	C4	AD27
39 37 24 18 12 9	PCI_AD<28>	A5	AD28
39 37 24 18 12 9	PCI_AD<29>	C5	AD29
39 37 24 18 12 9	PCI_AD<30>	B6	AD30
39 37 24 18 12 9	PCI_AD<31>	A6	AD31
39 37 24 18 12 9	PCI_CBE<0>	M2	CBE0
39 37 24 18 12 9	PCI_CBE<1>	J3	CBE1
39 37 24 18 12 9	PCI_CBE<2>	F1	CBE2
39 37 24 18 12 9	PCI_CBE<3>	C3	CBE3
39 37 24 18 12 9	PCI_PAR	J4	PAR
39 37 24 18 12 9	PCI_FRAME_L	F3	FRAME
39 37 24 18 12 9	PCI_IRDY_L	F4	IRDY
39 37 24 18 12 9	PCI_TRDY_L	G1	TRDY
39 37 24 18 12 9	PCI_STOP_L	G3	STOP
39 37 24 18 12 9	NEC_IDSEL	B3	IDSEL
39 37 24 18 12 9	PCI_DEVSEL_L	G2	DEVSEL
12	NEC_PCI_REQ_L	C6	REQ
12	NEC_PCI_GNT_L	D6	GNT
18	PCI_PERR_L	H7	PERR
18	PCI_SERR_L	H1	SERR
18	NEC_PCI_INTA_L	C7	INTA
18	NEC_PCI_INTB_L	B7	INTB
18	NEC_PCI_INTC_L	A7	INTC
35 12	CLK33M_NEC	A8	PCLK
17	NEC_IO_RESET_L	B8	VBRBRST
17	NEC_CRUN_L	N6	CRUN
17	NEC_EME_L	D9	PME
17	NEC_MAIN_RESET_L	C9	VCCRST
17	NEC_SMI_L_TP	L6	SMI
17	NEC_LEGCC	L7	LEGCC
29 26 23	IO_RESET_L	1	NEC_IO_RESET_L
39 39 24 14	PMU_PME_L	2	NEC_PME_L
39 39 24 14	MAIN_RESET_L	3	NEC_MAIN_RESET_L
17	NEC_LEGCC	4	NEC_LEGCC

**USB 2.0**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	17 OF 40



PC CARD/CARDBUS CONNECTOR



**CARDBUS**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: DRAWING NUMBER: <b>D 051-6338</b>	REV.: <b>C</b>
	SCALE: NONE	SHEET: <b>18</b> OF <b>40</b>







GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

**M10 POWER**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6338	C
SCALE	SHEET	OF
NONE	21	40



APPLE COMPUTER INC.

# EXTERNAL VIDEO (DVI) INTERFACE



Power key detect path when system is shutdown or asleep... DDC\_CLK is isolated from NV17M DURING SHUTDOWN. WHEN power key on remote device is pressed, 5V will be driven into DDC\_CLK. Since host rails will be low, TP0610 will turn on, driving SOFT\_PWR\_ON\_L low. As host rails rise, TP0610 will turn off, as will remote device path into DDC\_CLK. Isolation will be disabled as well.

Power key detect path when system is running. HPD normally driven to 3.3V. When power key on remote device pressed, HPD will be driven to 5V. COMPARATOR ENABLED BY NV17MAP GPIO.

100K pull-ups are for no-panel case (development). Panel has 2K pull-ups.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES

## VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6338	C
		SHT	22 40


B

A


B

A


### LMU/RIGHT SENSOR CONNECTOR




### LEFT LIGHT SENSOR CONNECTOR




### DEBUG HELPERS





### SLEEP LED



### TOP CONTACT ZIF KEYBOARD CONN



### TRACKPAD/PWR BTN CONN



### KEYBOARD PULLUPS



### KEYBOARD/TPAD/SLEEP LED

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION  
PLACE TERMINATORS NEAR INTREPID





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN  
+5V\_HD\_SLEEP AND +3V\_SLEEP

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516S0152	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STACK, 50P, GOLD	J12	CRITICAL	?
516S0152	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STACK, 50P, GOLD	J13	CRITICAL	?

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


D 051-6338 C

SCALE NONE SHEET 24 OF 40

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V




# LEFT I/O & AUDIO BOARD (LIO)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516S0154	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STACK, 40P, GOLD	J3	CRITICAL	?


PLACE CLOSE TO CPU MAIN1




PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY MAIN2




PLACE UNDERNEATH UPPER RAM ALTERNATE1



PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2




# USB MODEM/SOFT MODEM




MODEM I2C ADDR ASSIGNED VIA FLEX CABLE

# RIGHT USB BOARD




# SERIAL DEBUG INTERFACE




# FAN INTERFACE


## FAN CONTROLLER



## CPU FAN



## GPU FAN



# FAN/MODEM/SOUND/BACKUP BATT.

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	25 OF 40

Ethernet routing priority:  
 1. Decoupling caps  
 2. TX SERIES TERMINATION - LOCATE NEAR LINK  
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



PLACE ALL SERIES RES CLOSE TO PHY

Keep C851 & C852 Stubs short

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

PUT CRYSTAL CIRCUIT CLOSE TO PHY

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE RESISTORS CLOSE TO PHY

CRITICAL  
 U43  
 88E1111  
 BCC

### MARVELL 88E1111

### 10/100/1000 ETHERNET

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

APPLE COMPUTER INC.

SCALE: NONE


SHEET: 26 OF 40

DRAWING NUMBER: 051-6338


REV: C




PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC



AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)  
BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33




CLEAR OUT ALL PLANES UNDER TRANSFORMERS


FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	SHT		OF
NONE	28		40



**UNDERVOLTAGE RESET CIRCUIT**



**PMU KEYBOARD RESET CIRCUIT**



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0604	197S0041		Y4	Alt. for Sward Part

ADAPTER IDS			
ADAPTER	ID RANGE	PIN VOLTAGE	
Q11 (65W)	1.65-2.31V	2.007-2.066V	
A29 (45W)	2.31-2.97V	2.558-2.661V	
AIRLINE	0.33-0.99V	0.589-0.663V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U29	

Pin	Signal	Pin	Signal
86	P00_D0	44	CPU VCORE HI_OC
85	P01_D1	43	INT RESET L
84	P02_D2	42	MAIN RESET L
83	P03_D3	41	NC
82	P04_D4	40	PMU_INT_NMI
81	P05_D5	39	PMU_EPM
80	P06_D6	38	INT_PU_RESET_L
79	P07_D7	37	PMU_CPU_HRESET_L
78	PMU_NUMLOCK_LED_L	36	PMU_ACK_L
77	PMU_CAPSLOCK_LED_L	35	PMU_CLK
76	CHARGE_LED_L	34	PMU_FROM_INT
75	PMU_POWER_UP_L	33	PMU_TO_INT
74	NC	32	PMU_REQ_L
73	SOFT_PWR_ON_L	31	PMU_LID_CLOSED_L
72	COMM_RING_DET_L	30	PMU_RESET_BUTTON_L
71	INT_WATCHDOG_L	29	PMU_NMI_BUTTON_L
70	P20_A0_D0	28	TPAD_RXD
69	P21_A1_D1_D0	27	TPAD_TXD
68	P22_A2_D2_D1	26	SYSTEM_CLK_EN
67	P23_A3_D3_D2	25	CPU_CLK_EN
66	P24_A4_D4_D3	24	PMU_CHARGE_V
65	P25_A5_D5_D4	23	PMU_CHRG_BATT_0
64	P26_A6_D6_D5	22	NC (CHARGE_1)
63	P27_A7_D7_D6	21	NC
62	P30_A8_D7	20	PMU_SLEEP_LED_L
61	P31_A9	19	CPU_SMI_L
60	P32_A10	18	POWER_VALID
59	P33_A11	17	PMU_PME_L
58	P34_A12	16	INT_PEND_PROC_INT
57	P35_A13	15	PMU_NMI_L
56	P36_A14	14	PMU_NMI_BUTTON_L
55	P37_A15	13	PMU_NMI_BUTTON_L
54	PMU_INT_L	12	PMU_SLEEP_LED_L
53	KBD_COMMAND_L	11	CPU_SMI_L
52	KBD_SHIFT_L	10	POWER_VALID
51	KBD_CONTROL_L	9	PMU_PME_L
50	KBD_OPTION_L	8	INT_PEND_PROC_INT
49	KBD_FUNCTION_L	7	PMU_NMI_L
48	NC	6	PMU_NMI_BUTTON_L
47	PMU_BYTE	5	PMU_SLEEP_LED_L
46	PMU_RESET_L	4	CPU_SMI_L
45	VREF	3	POWER_VALID
44	INT_SUSPEND_ACK_L	2	PMU_PME_L
43	INT_SUSPEND_REQ_L	1	INT_PEND_PROC_INT
42	PMU_BYTE	0	PMU_NMI_L
41	XOUT		PMU_NMI_BUTTON_L
40	XIN		PMU_SLEEP_LED_L
39	RESET		CPU_SMI_L
38	VREF		POWER_VALID
37	CNVSS		PMU_PME_L
36	BYTE		INT_PEND_PROC_INT
35	XOUT		PMU_NMI_L
34	XIN		PMU_NMI_BUTTON_L
33	RESET		PMU_SLEEP_LED_L
32	VREF		CPU_SMI_L
31	CNVSS		POWER_VALID
30	PMU_BYTE		PMU_PME_L
29	PMU_RESET_L		INT_PEND_PROC_INT
28	VREF		PMU_NMI_L
27	INT_SUSPEND_ACK_L		PMU_NMI_BUTTON_L
26	INT_SUSPEND_REQ_L		PMU_SLEEP_LED_L
25	PMU_BYTE		CPU_SMI_L
24	PMU_RESET_L		POWER_VALID
23	VREF		PMU_PME_L
22	INT_SUSPEND_ACK_L		INT_PEND_PROC_INT
21	INT_SUSPEND_REQ_L		PMU_NMI_L
20	PMU_BYTE		PMU_NMI_BUTTON_L
19	PMU_RESET_L		PMU_SLEEP_LED_L
18	VREF		CPU_SMI_L
17	INT_SUSPEND_ACK_L		POWER_VALID
16	INT_SUSPEND_REQ_L		PMU_PME_L
15	PMU_BYTE		INT_PEND_PROC_INT
14	PMU_RESET_L		PMU_NMI_L
13	VREF		PMU_NMI_BUTTON_L
12	INT_SUSPEND_ACK_L		PMU_SLEEP_LED_L
11	INT_SUSPEND_REQ_L		CPU_SMI_L
10	PMU_BYTE		POWER_VALID
9	PMU_RESET_L		PMU_PME_L
8	VREF		INT_PEND_PROC_INT
7	INT_SUSPEND_ACK_L		PMU_NMI_L
6	INT_SUSPEND_REQ_L		PMU_NMI_BUTTON_L
5	PMU_BYTE		PMU_SLEEP_LED_L
4	PMU_RESET_L		CPU_SMI_L
3	VREF		POWER_VALID
2	INT_SUSPEND_ACK_L		PMU_PME_L
1	INT_SUSPEND_REQ_L		INT_PEND_PROC_INT

**PMU**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV.  
 D 051-6338 C  
 SCALE: NONE SHEET: 29 OF 40





# 12.8V PBUS SUPPLY

PBUS HOLD-UP CAPS

# PMU SUPPLY


## BACKUP BATTERY

## 12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6338	C
SCALE		SHT	
NONE		31 40	

# 3.3V/5V MAIN SUPPLY



DCDC\_EN TRUTH TABLE

PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4_6V_BU	+3V_PMU	VOLTAGE



- +3V\_SLEEP LOADS**
- 1) CPU PLL CONFIG CONTROL
  - 2) INTREPID - I2C PULLUPS & OSCILLATOR
  - 3) MAP31 - 3V RAIL (IF USING D3COLD)
  - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
  - 5) LVDS DDC PULL-UPS
  - 6) DVI LEVEL SHIFTERS & PULLUPS & HPD
  - 7) BOOT BANNER
  - 8) HARD DRIVE (IF USING 3V LOGIC)
  - 9) WIRELESS
  - 10) PMU - I2C PULLUPS

## 3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D SCALE: NONE	DRAWING NUMBER: 051-6338 SHEET: 32 OF 40	REV: C
---------------------	------------------------	---	--------





# 1.5V/2.5V SWITCHER

## +1.5V\_SLEEP LOADS

- 1) AGP I/O - IF USING D3COLD
- 2) MAXBUS I/O - IF 1.5V INTERFACE

## +1.5V\_MAIN LOADS

- 1) INTREPID CORE

## +2.5V\_MAIN LOADS

- 1) MAP31 - FBCORE/PBIO IF USING D3HOT
- 2) GIGABIT ETHERNET - AVDDL
- 3) DDR SODIMMS - CORE/IO
- 4) DDR MUXES

## M10 Power Shut down Sequencing

## +2.5V\_SLEEP LOADS

- 1) FBCORE/PBIO IF USING D3COLD

# 1.8V SWITCHER

## +1.8V\_MAIN LOADS

- 1) INTREPID PLLS

## +1.8V\_SLEEP LOADS


- 1) MPC7447 - MAXBUS I/O - IF 1.8V INTERFACE
- 2) CPU JTAG & MaxBus Pull-ups
- 3) CPU PLL Config Straps

## 1.5V/1.8V/2.5V SUPPLIES

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	34 40



	8	7	6	5	4	3	2	1	
DIGITAL SIGNALS	GROUP 0	MEM_DATA<7..0>	L:S:1602:1700	7	500	(200)		167 MHZ	910
		MEM_DQM<0>	L:S:1602 MTL:1700 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DQS<0>	L:S:1602 MTL:1700 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_A<7..0>	L:S:1903:2000	7	500	(200)		167 MHZ	910
		RAM_DQM_A<0>	L:S:1903 MTL:2000 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_A<0>	L:S:1903 MTL:2000 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_B<7..0>	L:S:2000:2100	7	500	(200)		167 MHZ	910
		RAM_DQM_B<0>	L:S:2000 MTL:2100 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_B<0>	L:S:2000 MTL:2100 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DATA<15..8>	L:S:1344:1660	7	500	(200)		167 MHZ	910
		MEM_DQM<1>	L:S:1344 MTL:1660 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DQS<1>	L:S:1344 MTL:1660 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_A<15..8>	L:S:1905:2000	7	500	(200)		167 MHZ	910
		RAM_DQM_A<1>	L:S:1905 MTL:2000 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_A<1>	L:S:1905 MTL:2000 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_B<15..8>	L:S:2004:2412	7	500	(200)		167 MHZ	910
		RAM_DQM_B<1>	L:S:2004 MTL:2412 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_B<1>	L:S:2004 MTL:2412 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DATA<23..16>	L:S:1435:1500	7	500	(200)		167 MHZ	910
		MEM_DQM<2>	L:S:1435 MTL:1500 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DQS<2>	L:S:1435 MTL:1500 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_A<23..16>	L:S:1707:1800	7	500	(200)		167 MHZ	910
		RAM_DQM_A<2>	L:S:1707 MTL:1800 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_A<2>	L:S:1707 MTL:1800 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_B<23..16>	L:S:1900:2000	7	500	(200)		167 MHZ	910
		RAM_DQM_B<2>	L:S:1900 MTL:2000 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_B<2>	L:S:1900 MTL:2000 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DATA<31..24>	L:S:1233:1485	7	500	(200)		167 MHZ	910
		MEM_DQM<3>	L:S:1233 MTL:1485 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DQS<3>	L:S:1233 MTL:1485 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_A<31..24>	L:S:1700:2165	7	500	(200)		167 MHZ	910
		RAM_DQM_A<3>	L:S:1700 MTL:2165 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_A<3>	L:S:1700 MTL:2165 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_B<25..24>	L:S:1907:2356	7	500	(200)		167 MHZ	910
		RAM_DQM_B<2>	L:S:1907 MTL:2356 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_B<2>	L:S:1907 MTL:2356 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_B<31..27>	L:S:1907:2356	7	500	(200)		167 MHZ	910
		RAM_DQM_B<3>	L:S:1907 MTL:2356 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_B<3>	L:S:1907 MTL:2356 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DATA<39..32>	L:S:1915:2000	7	500	(200)		167 MHZ	910
		MEM_DQM<4>	L:S:1915 MTL:2000 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DQS<4>	L:S:1915 MTL:2000 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_A<39..32>	L:S:1205:1387	7	500	(200)		167 MHZ	910
		RAM_DQM_A<4>	L:S:1205 MTL:1387 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_A<4>	L:S:1205 MTL:1387 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_B<39..32>	L:S:1404:1686	7	500	(200)		167 MHZ	910
		RAM_DQM_B<4>	L:S:1404 MTL:1686 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_B<4>	L:S:1404 MTL:1686 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DATA<47..40>	L:S:1719:1893	7	500	(200)		167 MHZ	910
		MEM_DQM<5>	L:S:1719 MTL:1893 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DQS<5>	L:S:1719 MTL:1893 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_A<47..40>	L:S:1607:1898	7	500	(200)		167 MHZ	910
		RAM_DQM_A<5>	L:S:1607 MTL:1898 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_A<5>	L:S:1607 MTL:1898 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_B<47..40>	L:S:1716:2102	7	500	(200)		167 MHZ	910
		RAM_DQM_B<5>	L:S:1716 MTL:2102 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_B<5>	L:S:1716 MTL:2102 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DATA<55..48>	L:S:2101:2170	7	500	(200)		167 MHZ	910
		MEM_DQM<6>	L:S:2101 MTL:2170 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DQS<6>	L:S:2101 MTL:2170 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_A<55..48>	L:S:1204:1357	7	500	(200)		167 MHZ	910
		RAM_DQM_A<6>	L:S:1204 MTL:1357 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_A<6>	L:S:1204 MTL:1357 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_B<55..48>	L:S:1400:1546	7	500	(200)		167 MHZ	910
		RAM_DQM_B<6>	L:S:1400 MTL:1546 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_B<6>	L:S:1400 MTL:1546 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DATA<63..56>	L:S:1903:2000	7	500	(200)		167 MHZ	910
		MEM_DQM<7>	L:S:1903 MTL:2000 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_DQS<7>	L:S:1903 MTL:2000 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_A<63..56>	L:S:1611:1696	7	500	(200)		167 MHZ	910
		RAM_DQM_A<7>	L:S:1611 MTL:1696 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_A<7>	L:S:1611 MTL:1696 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DATA_B<63..56>	L:S:1809:1887	7	500	(200)		167 MHZ	910
		RAM_DQM_B<7>	L:S:1809 MTL:1887 MTL	7	500.0000	(200)		167.0 MHz	910
		RAM_DQS_B<7>	L:S:1809 MTL:1887 MTL	7	500.0000	(200)		167.0 MHz	910
		MEM_ADDR<12..0>	L:S:1500	4		(200)		83 MHZ	9
		RAM_ADDR<12..0>	L:S:2000:3000	10		(200)			911
		MEM_BA<1..0>	L:S:1500	4		(200)			9
		RAM_BA<1..0>	L:S:2000:3000	8		(200)			911
		MEM_CS_L<3..0>	L:S:1500	4		(200)			9
		RAM_CS_L<3..0>	L:S:2500:3200	4		(200)			911
		MEM_CKE<3..0>	L:S:1500	4		(200)			9
		RAM_CKE<3..0>	L:S:2500:3200	4		(200)			911
		MEM_RAS_L	L:S:1500 MTL	4		(200)			9
		RAM_RAS_L	L:S:2000 MTL:4100 MTL	7		(200)			911
		MEM_CAS_L	L:S:1500 MTL	4		(200)			9
		RAM_CAS_L	L:S:2000 MTL:4100 MTL	7		(200)			911
		MEM_WE_L	L:S:1500 MTL	4		(200)			9
		RAM_WE_L	L:S:2000 MTL:3100 MTL	8		(200)			911
		MEM_MUXSEL_MSB	L:S:1700 MTL:3000 MTL	8		(200)			910
		MEM_MUXSEL_LSB	L:S:1700 MTL:3000 MTL	7		(200)			910

### CLOCK LINE CONSTRAINTS

GROUP	SIG_NAME	PROPAGATION_DELAY	MATCHED_DELAY	MAX VIAS	MAX EXPOSED LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PULSE PARAM
INTREPID CLOCKS	SYSCLK_CPU_UP	L:S:1150 MTL					10 MTL SPACING	167.0 MHz
	SYSCLK_CPU	L:S:2650 MTL:2750 MTL		5	250.0000	(200)	10 MTL SPACING	167.0 MHz
	INT_CPUFB_OUT	L:S:1150 MTL		5	250.0000		10 MTL SPACING	167.0 MHz
	INT_CPUFB_OUT_SHORT	L:S:700 MTL:850 MTL		5	250.0000		10 MTL SPACING	167.0 MHz
	INT_CPUFB_OUT_NORM	L:S:500 MTL:600 MTL		5	250.0000		10 MTL SPACING	167.0 MHz
	INT_CPUFB_IN_NORM	L:S:500 MTL:600 MTL		5	250.0000		10 MTL SPACING	167.0 MHz
	INT_CPUFB_LONG	L:S:1050 MTL:1150 MTL		5	250.0000		10 MTL SPACING	167.0 MHz
	INT_CPUFB_IN	L:S:700 MTL:800 MTL		5	250.0000	(200)	10 MTL SPACING	167.0 MHz
	SYSCLK_DDRCLK_A0_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_A0_UP:G:L:S:0 MTL:25 MTL				(200)	10 MTL SPACING
	SYSCLK_DDRCLK_A0_L_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_A0_L_UP:G:L:S:0 MTL:25 MTL				(200)	10 MTL SPACING
	SYSCLK_DDRCLK_A1_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_A1_UP:G:L:S:0 MTL:25 MTL				(200)	10 MTL SPACING
	SYSCLK_DDRCLK_A1_L_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_A1_L_UP:G:L:S:0 MTL:25 MTL				(200)	10 MTL SPACING
	SYSCLK_DDRCLK_B0_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_B0_UP:G:L:S:0 MTL:25 MTL				(200)	10 MTL SPACING
	SYSCLK_DDRCLK_B0_L_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_B0_L_UP:G:L:S:0 MTL:25 MTL				(200)	10 MTL SPACING
	SYSCLK_DDRCLK_B1_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_B1_UP:G:L:S:0 MTL:25 MTL				(200)	10 MTL SPACING
SYSCLK_DDRCLK_B1_L_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_B1_L_UP:G:L:S:0 MTL:25 MTL				(200)	10 MTL SPACING	
SYSCLK_DDRCLK_A0	L:S:2900 MTL:3000 MTL	SYSCLK_DDRCLK_A0:G:L:S:0 MTL:25 MTL			250.0000		10 MTL SPACING	
SYSCLK_DDRCLK_A0_L	L:S:2900 MTL:3000 MTL	SYSCLK_DDRCLK_A0_L:G:L:S:0 MTL:25 MTL			250.0000		10 MTL SPACING	
SYSCLK_DDRCLK_A1	L:S:2900 MTL:3000 MTL	SYSCLK_DDRCLK_A1:G:L:S:0 MTL:25 MTL			250.0000		10 MTL SPACING	
SYSCLK_DDRCLK_A1_L	L:S:2900 MTL:3000 MTL	SYSCLK_DDRCLK_A1_L:G:L:S:0 MTL:25 MTL			250.0000		10 MTL SPACING	
SYSCLK_DDRCLK_B0	L:S:3100 MTL:3200 MTL	SYSCLK_DDRCLK_B0:G:L:S:0 MTL:25 MTL			250.0000		10 MTL SPACING	
SYSCLK_DDRCLK_B0_L	L:S:3100 MTL:3200 MTL	SYSCLK_DDRCLK_B0_L:G:L:S:0 MTL:25 MTL			250.0000		10 MTL SPACING	
SYSCLK_DDRCLK_B1	L:S:3100 MTL:3200 MTL	SYSCLK_DDRCLK_B1:G:L:S:0 MTL:25 MTL			250.0000		10 MTL SPACING	
SYSCLK_DDRCLK_B1_L	L:S:3100 MTL:3200 MTL	SYSCLK_DDRCLK_B1_L:G:L:S:0 MTL:25 MTL			250.0000		10 MTL SPACING	
INT_REF_CLK_OUT_UP	L:S:400 MTL					(200)	10 MTL SPACING	
INT_REF_CLK_OUT	L:S:1000 MTL:1150 MTL			5	250.0000	(200)	10 MTL SPACING	
INT_REF_CLK_IN	L:S:1900 MTL:2000 MTL			5	250.0000	(200)	10 MTL SPACING	
CLK66M_GPU_AGP_UP	L:S:1150 MTL					(200)	10 MTL SPACING	
CLK66M_GPU_AGP	L:S:1800 MTL:1900 MTL			6	400.0000		10 MTL SPACING	
INT_AGP_FB_OUT	L:S:1150 MTL					(200)	10 MTL SPACING	
INT_AGP_FB_IN	L:S:1450 MTL:1550 MTL			6	500.0000		10 MTL SPACING	
CLK33M_CBUS_UP	L:S:1250 MTL					(200)	10 MTL SPACING	
CLK33M_CBUS	L:S:1500 MTL:1600 MTL			9	500.0000		10 MTL SPACING	
CLK33M_AIRPORT_UP	L:S:1250 MTL					(200)	10 MTL SPACING	
CLK33M_AIRPORT	L:S:9500 MTL:10							

8

7

6

5

4

3

2

1

# Temporary Area for TMDS/DVO signal constraints

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
MAXBUS	CPU_BACK_L	L:S:1500 MIL:2700 MIL	7		(250)			
MAXBUS	CPU_ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ
MAXBUS	CPU_ARTRY_L	L:S:1500 MIL:2700 MIL	7		(250)			
MAXBUS	CPU_BK_L	L:S:1500 MIL:2700 MIL	7		(250)			
MAXBUS	CPU_CT_L	L:S:1500 MIL:2700 MIL	7		(250)			
MAXBUS	CPU_DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ
MAXBUS	CPU_DATA<32..63>	L:S:1100:2700	8		(250)			83 MHZ
MAXBUS	CPU_DBG_L	L:S:1500 MIL:2700 MIL	7		(250)			
MAXBUS	CPU_DTI<0..2>	L:S:1500:2950	7		(250)			
MAXBUS	CPU_DRDY_L	L:S:1500 MIL:3200 MIL	7		(250)			
MAXBUS	CPU_GBL_L	L:S:1500 MIL:2700 MIL	7		(250)			
MAXBUS	CPU_HIT_L	L:S:1500 MIL:2800 MIL	7		(250)			
MAXBUS	CPU_OACK_L	L:S:1500 MIL:2700 MIL	7		(250)			
MAXBUS	CPU_QREQ_L	L:S:1500 MIL:2700 MIL	7		(250)			
MAXBUS	CPU_TA_L	L:S:1500 MIL:2700 MIL	7		(250)			
MAXBUS	CPU_TBST_L	L:S:1500 MIL:2700 MIL	7		(250)			
MAXBUS	CPU_TEA_L	L:S:1500 MIL:3000 MIL	7		(250)			
MAXBUS	CPU_TS_L	L:S:1500 MIL:2700 MIL	7		(250)			
MAXBUS	CPU_TSIZ<0..2>	L:S:1500:3500	7		(250)			
MAXBUS	CPU_TT<0..4>	L:S:1500:3400	7		(250)			
MAXBUS	CPU_WT_L	L:S:1500 MIL:3100 MIL	7		(250)			

PRIORITY: 4  
 PRIMARY LAYERS: 9  
 SECONDARY LAYERS: 4,7  
 GOAL: MINIMIZE TH VIAS

STUB\_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALS

SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
GPU_TMDS_CLKN	GPU_CLKTMS	GPITMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5		19 20
GPU_TMDS_CLKP	GPU_CLKTMS	GPITMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5		19 20
GPU_TMDS_DN<0>	GPU_TMDS_D0	GPITMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	8		19 20
GPU_TMDS_DP<0>	GPU_TMDS_D0	GPITMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	8		19 20
GPU_TMDS_DN<1>	GPU_TMDS_D1	GPITMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	8		19 20
GPU_TMDS_DP<1>	GPU_TMDS_D1	GPITMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	8		19 20
GPU_TMDS_DN<2>	GPU_TMDS_D2	GPITMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	8		19 20
GPU_TMDS_DP<2>	GPU_TMDS_D2	GPITMDS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	8		19 20

SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
SI_TMDS_CLKN	SI_CLKTMS	SITMDS:G:L:S:0 MIL:50 MIL		100 OHM SPACING	5		19
SI_TMDS_CLKP	SI_CLKTMS	SITMDS:G:L:S:0 MIL:50 MIL		100 OHM SPACING	5		19
SI_TMDS_DN<0>	SI_TMDS_D0	SITMDS:G:L:S:0 MIL:50 MIL		100 OHM SPACING	8		19
SI_TMDS_DP<0>	SI_TMDS_D0	SITMDS:G:L:S:0 MIL:50 MIL		100 OHM SPACING	8		19
SI_TMDS_DN<1>	SI_TMDS_D1	SITMDS:G:L:S:0 MIL:50 MIL		100 OHM SPACING	8		19
SI_TMDS_DP<1>	SI_TMDS_D1	SITMDS:G:L:S:0 MIL:50 MIL		100 OHM SPACING	8		19
SI_TMDS_DN<2>	SI_TMDS_D2	SITMDS:G:L:S:0 MIL:50 MIL		100 OHM SPACING	8		19
SI_TMDS_DP<2>	SI_TMDS_D2	SITMDS:G:L:S:0 MIL:50 MIL		100 OHM SPACING	8		19

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 50OHM SIGNALS AT 4 MILS

SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
ATI_DVOD<11..0>	ATTIDVOD:G:L:S:0 MIL:50 MIL	6	610				19 20
ATI_DVOD_DE	ATTIDVOD:G:L:S:0 MIL:50 MIL	6	610.0000				19 20
ATI_DVO_HSYNC	ATTIDVOD:G:L:S:0 MIL:50 MIL	6	610.0000				19 20
ATI_DVO_VSYNC	ATTIDVOD:G:L:S:0 MIL:50 MIL	6	610.0000				19 20
ATI_DVO_CLKP	ATTIDVOD:G:L:S:0 MIL:50 MIL	6	610.0000	165.0 MHz:::			19 20
GPU_DVOD<11..0>	GPUDVOD:G:L:S:0 MIL:50 MIL	6	700				19
GPU_DVOD_DE	GPUDVOD:G:L:S:0 MIL:50 MIL	6	500.0000				19
GPU_DVO_HSYNC	GPUDVOD:G:L:S:0 MIL:50 MIL	6	500.0000				19
GPU_DVO_VSYNC	GPUDVOD:G:L:S:0 MIL:50 MIL	6	500.0000				19
GPU_DVO_CLKP	GPUDVOD:G:L:S:0 MIL:50 MIL	6	500.0000	165.0 MHz:::			19
TMDS_CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	4		22 23
TMDS_CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	4		22 23
TMDS_CONN_DN<0>	CONN_TMDS_D0	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	4		22
TMDS_CONN_DP<0>	CONN_TMDS_D0	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	4		22
TMDS_CONN_DN<1>	CONN_TMDS_D1	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	4		22
TMDS_CONN_DP<1>	CONN_TMDS_D1	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	4		22
TMDS_CONN_DN<2>	CONN_TMDS_D2	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	4		22
TMDS_CONN_DP<2>	CONN_TMDS_D2	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	4		22

DIGITAL SIGNALS

D

D

C

C

B

B

A

A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6338	C
SHEET		36 OF 40	

8

7

6

5

4

3

2

1

Digital Signals (cont'd)

Differential Signals

Table with columns: GROUP, SIG\_NAME, PROPAGATION\_DELAY, MAX\_VIAS, MAX\_EXPOSED\_LENGTH, STUB\_LENGTH, NET\_SPACING\_TYPE, NO\_TEST, PULSE\_PARAM. Includes sections for AGP, PCI, ULTRA ATA-100, EIDE INTREPID, OPTICAL, ETHERNET MII, and FIREWIRE MII.

Table with columns: GROUP, SIG\_NAME, DIFFERENTIAL\_PAIR, RELATIVE\_PROPAGATION\_DELAY, MAX\_EXPOSED\_LENGTH, NET\_SPACING\_TYPE, MAX\_VIAS. Includes sections for FIREWIRE, ETHERNET, LVDS, UPPER, TMD5, USB 1.1, USB 2.0, POWER SUPPLIES, and THERMOSTAT.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3MIL (TRACE WIDTH)
S = 11MIL (TRACE SEPERATION)
H = 16.8MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 106.2 OHMS
Zo(single) = 55.4 OHMS

Clear adjacent power plane!
Zo will be lower due to
asymmetric stackup.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.1MIL (TRACE WIDTH)
S = 4.9MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 94 OHMS
Zo(single) = 50 OHMS

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.6MIL (TRACE WIDTH)
S = 7MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 89.8 OHMS
Zo(single) = 46.6 OHMS


LAYERS 2 OR 9

SIGNAL CONSTRAINTS - PAGE 2

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
MAIN/SLEEP	+24V PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+PBUS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+3V PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.8V MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+1.8V SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.5V SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	1772_DGIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_ESNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
PMU	1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	MISC HD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
TRACKPAD	+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
VIDEO	+14V_INV	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_UF_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10	
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
AUDIO	+5V_MAIN_AUD	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_MAIN_AUD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	AUD_GND	VOLTAGE=0V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
FAN	+FAN_PWR	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	FAN1_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	FAN2_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	



GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
DDR RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	INTREPID			
PLL5	+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
REFERENCE	INT_MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
AIRPORT	INT_MEM_REF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	UIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
CARDBUS	+3V_AIRPORT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
ATI M10	+VPP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
ETHERNET 88E1111 NEC USB2.0	+3V_GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_GPU_FLT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	GPU_MEM_IO	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_MEM_IO_FLT	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU_MEMCORE	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU_PNLIO	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.8V_ATI_PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
FW	+1.5V_AGP_GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.5V_GPU_VDD15	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.8V_GPU_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.8V_GPU_VDD15	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	GPU_VCORE_VDDCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+2.5V_GPU_A2VDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.8V_GPU_AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.8V_GPU_PNL10	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.8V_GPU_PNL10	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+2.5V_GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
+1.8V_GPU_AVDDO	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+GPU_VDD15_UF	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+2.5V_SLEEP_NECK1	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_SLEEP_NECK	VOLTAGE=3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.5V_AGP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_PVDD_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
GPU_VCORE_NECK	VOLTAGE=1.2V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+GPU_VDD15_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+2.5V_SLEEP_NECK2	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_ATI_TP_VDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+1.8V_GPU_TP_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
LM2594_IN	VOLTAGE=3.3V	MIN_LINE_WIDTH=40	MIN_NECK_WIDTH=12	
+FW_PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
+FW_SW	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
+FW_AMP_SENSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
+FW_PWR_OR	VOLTAGE=3.3V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
+FW_PWR1	VOLTAGE=3.3V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
+FW_VFO	VOLTAGE=3.3V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
+FW_VP1	VOLTAGE=3.3V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_UF	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_PL1VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_PLL400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_PLL500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
FW_VDD_ON	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_VSW	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS_JUMPER	VOLTAGE=14V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
LTC3707 5V SWITCHER	+5V_MAIN_JUMPER	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN_JUMPER	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_LX_F	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
3V SWITCHER	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_LX_F	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_ILIM		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	2.5V_ILIM		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
MAX1715 2.5V SWITCHER	MAX1715_TON		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_SKIP		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10
	VCORE_DL		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_DH		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
MAX1717	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_ILIM	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_REF		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_CC		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_TIME		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_VGATE		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
LTC1778	VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_GNDA	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_TG		MIN_LINE_WIDTH=20	MIN_NE

# FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.  
 FUNC\_TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC\_QTY IS FOR REFERENCE AND  
 LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.  
 FUNC\_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
SCAN/TEST	822	JTAG ASIC TMS	TRUE	13 26	
	823	JTAG ASIC TDI	TRUE	13	
	824	JTAG ASIC TDO TP	TRUE	26	
	825	JTAG ASIC TCK	TRUE	13 26	
	826	JTAG ASIC TRST L	TRUE	13 26	
	827	CPU CHKSTP_OUT_L	TRUE	5	
	828	CPU SRESET_L	TRUE	5	
	829	CPU HRESET_L	TRUE	5 4 7	
	830	JTAG CPU TMS	TRUE	5 4	
	831	JTAG CPU TDI	TRUE	5 4	
	832	JTAG CPU TDO TP	TRUE	5	
	833	JTAG CPU TCK	TRUE	5 4	
	834	JTAG CPU TRST L	TRUE	5 4	
	835	INT_JTAG_TDI	TRUE	13	
	836	INT_TST_MONIN_PD	TRUE	13	
	837	INT_TST_MONOUT_TP	TRUE	13	
	838	INT_TST_PLKRN_PD	TRUE	13	
	INT I2C	839	INT_I2C_CLK0	TRUE	4 11 13 23
		840	INT_I2C_DATA0	TRUE	4 11 13 23
		841	INT_I2C_CLK1	TRUE	13 14 25
		842	INT_I2C_DATA1	TRUE	13 14 25
	PWR/GND	843	+PBUS	TRUE	38
		844	+24V_PBUS	TRUE	38
		845	GPU_VCORE	TRUE	19 20 38
		846	1778_VFB	TRUE	20 38
		847	CPU_VCORE_SLEEP	TRUE	5 33 38
		848	VCORE_FB	TRUE	33 38
		849	+1_8V_MAIN	TRUE	38
		850	+2_5V_MAIN	TRUE	38
		851	+5V_MAIN	TRUE	2
		852	+5V_SLEEP	TRUE	2
		853	+3V_MAIN	TRUE	4
		CARDBUS	854	+3V_PMU	TRUE
855			CBUS_DET_1_L	TRUE	2000
856			CBUS_DET_2_L	TRUE	2000
857	TMDS_DN<0..2>		TRUE	1000	
858	TMDS_DP<0..2>		TRUE	1000	
859	TMDS_CONN_CLKN		TRUE	1000	
860	TMDS_CONN_CLKP		TRUE	1000	
861	VGA_R		TRUE	1000	
862	VGA_G		TRUE	1000	
863	VGA_B		TRUE	1000	
864	VGA_HSYNC		TRUE	1000	
865	VGA_VSYNC		TRUE	1000	
866	DVI_DDC_CLK_UP		TRUE	1000	
867	DVI_HPD_UP		TRUE	1000	
LVDS	868	+5V_DDC_SLEEP	TRUE	2000	
	869	CHGND1	TRUE	2	
	870	LVDS_L0N	TRUE	1000	
	871	LVDS_L0P	TRUE	1000	
	872	LVDS_L1N	TRUE	1000	
	873	LVDS_L1P	TRUE	1000	
	874	LVDS_L2N	TRUE	1000	
	875	LVDS_L2P	TRUE	1000	
	876	CLKLVDS_LN	TRUE	1000	
	877	CLKLVDS_LP	TRUE	1000	
	878	LVDS_DDC_CLK	TRUE	1000	
	879	LVDS_DDC_DATA	TRUE	1000	
	880	+3V_LCD	TRUE	2	
	881	+3V_SLEEP	TRUE	2	
INVERTER	882	CHGND4	TRUE	6	
	883	+14V_INV	TRUE	2000	
	884	+5V_INV_SW	TRUE	2000	
	885	BRIGHT_PWM	TRUE	2000	
	886	INV_GND	TRUE	2000	
S-VIDEO	887	TV_C	TRUE	1000	
	888	TV_Y	TRUE	1000	
	889	TV_COMP	TRUE	1000	
	890	TV_GND1	TRUE	1000	
	891	TV_GND2	TRUE	1000	
LIO	892	INT_I2S0_SND_TO_DAC	TRUE	1000	
	893	INT_I2S0_SND_LRCLK	TRUE	1000	
	894	INT_I2S0_SND_MCLK	TRUE	1000	
	895	INT_I2S0_SND_SCLK	TRUE	1000	
	896	INT_I2S0_SND_FROM_ADC	TRUE	1000	
	897	SND_HP_MUTE_L	TRUE	1000	
	898	SND_HP_MUTE_R	TRUE	1000	
	899	SND_HP_RESET_L	TRUE	1000	
	900	SND_HP_SENSE_L	TRUE	1000	
	901	SND_LIN_SENSE_L	TRUE	1000	
	902	INT_I2C_CLK2	TRUE	1000	
	903	INT_I2C_DATA2	TRUE	1000	
	904	ADAPTER_DET	TRUE	1000	
	905	CHARGE_LED_L	TRUE	1000	
USB	906	NEC_LUSB_OCI_UF	TRUE	1000	
	907	NEC_LUSB_PPON	TRUE	1000	
	908	+5V_MAIN	TRUE	2	
	909	+5V_SLEEP	TRUE	2	
	910	+3V_SLEEP	TRUE	2000	
	RT. USB WIRELESS	911	NEC_USB_DAM	TRUE	17 25 37
		912	NEC_USB_DAP	TRUE	17 25 37
		913	NEC_USB_DBM	TRUE	17 25 37
		914	NEC_USB_DBP	TRUE	17 25 37
		915	BT_USB_DM	TRUE	14 25 37
		916	BT_USB_DP	TRUE	14 25 37
		917	MODEM_USB_DM	TRUE	14 25 37
		918	MODEM_USB_DP	TRUE	14 25 37
		919	NEC_RUSB_PPON	TRUE	17 25
920		NEC_RUSB_OCI_UF	TRUE	17 25	
921		PCI_AD<0..31>	TRUE	1000	
922		PCI_FRAME_L	TRUE	1000	
923		PCI_TREQ_L	TRUE	1000	
924		PCI_IRDY_L	TRUE	1000	
OPTICAL	925	PCI_DEVSEL_L	TRUE	1000	
	926	PCI_STOP_L	TRUE	1000	
	927	PCI_PAR	TRUE	1000	
	928	AIRPORT_PCI_REQ_L	TRUE	1000	
	929	AIRPORT_PCI_GNT_L	TRUE	1000	
	930	AIRPORT_PCI_INT_L	TRUE	1000	
	931	MAIN_RESET_L	TRUE	1000	
	932	CLK33M_AIRPORT	TRUE	1000	
	933	PMU_PME_L	TRUE	1000	
	934	ROM_ONBOARD_CS_L	TRUE	1000	
	935	ROM_OE_L	TRUE	1000	
	936	ROM_CS_L	TRUE	1000	
	937	ROM_RW_L	TRUE	1000	
	938	RF_DISABLE_L	TRUE	1000	
TRACKPAD	939	AIRPORT_CLKRUN_L	TRUE	1000	
	940	+3V_AIRPORT	TRUE	2000	
	941	EIDE_OPTICAL_DATA<0..15>	TRUE	2000	
	942	EIDE_OPTICAL_DMA_HQ	TRUE	2000	
	943	EIDE_OPTICAL_READ_L	TRUE	2000	
	944	EIDE_OPTICAL_DMAACK_L	TRUE	2000	
	945	EIDE_OPTICAL_ADDR<0..2>	TRUE	2000	
	946	EIDE_OPTICAL_CS0_L	TRUE	2000	
	947	EIDE_OPTICAL_CS1_L	TRUE	2000	
	948	EIDE_OPTICAL_RST_L	TRUE	2000	
	949	EIDE_OPTICAL_WR_L	TRUE	2000	
	950	EIDE_OPTICAL_IOCHRDY	TRUE	2000	
	951	EIDE_OPTICAL_INT	TRUE	2000	
	952	+5V_TPAD_SLEEP	TRUE	3000	
MODEM/SERIAL	953	TPAD_F_TXD	TRUE	3000	
	954	TPAD_F_RXD	TRUE	3000	
	955	LID_CLOSED_L	TRUE	3000	
	956	+3V_HALL_EFFECT	TRUE	3000	
	957	SOFT_PWR_ON_L	TRUE	3000	
	958	COMM_RESET_L	TRUE	4000	
	959	COMM_SHUTDOWN	TRUE	4000	
	960	COMM_RING_DET_L	TRUE	4000	
	961	COMM_TXD_L	TRUE	4000	
	962	COMM_TRXC	TRUE	4000	
	963	COMM_GPIO_L	TRUE	4000	
	964	COMM_DTR_L	TRUE	4000	
	965	COMM_RTS_L	TRUE	4000	
	966	COMM_RXD	TRUE	4000	
KEYBOARD	967	KBD_ID	TRUE	3000	
	968	KBD_INTL	TRUE	3000	
	969	KBD_JIS	TRUE	3000	
	970	KBD_CAPSLOCK_LED	TRUE	3000	
	971	KBD_NUMLOCK_LED	TRUE	3000	
	972	KBD_FUNCTION_L	TRUE	3000	
	973	KBD_COMMAND_L	TRUE	3000	
	974	KBD_OPTION_L	TRUE	3000	
	975	KBD_CONTROL_L	TRUE	3000	
	976	KBD_SHIFT_L	TRUE	3000	
	977	KBD_X<0..9>	TRUE	3000	
	978	KBD_Y<0..7>	TRUE	3000	
	BATTERY	979	+BATT_POS	TRUE	1000
		980	BATT_NEG	TRUE	1000
981		BATT_CLK	TRUE	1000	
982		BATT_DATA	TRUE	1000	
983		PMU_BATT_DET_L	TRUE	1000	
FANS	984	+FAN_PWR	TRUE	3000	
	985	FAN1_TACH	TRUE	3000	
	986	FAN2_TACH	TRUE	3000	
	987	FAN1_GND	TRUE	3000	
	988	FAN2_GND	TRUE	3000	
ETHERNET	989	MDI_P<0..3>	TRUE	1000	
	990	MDI_M<0..3>	TRUE	1000	
FIREWIRE	991	FW_TPOGP	TRUE	1000	
	992	FW_TPOGN	TRUE	1000	
	993	FW_TPOOR	TRUE	1000	
	994	FW_TPIGP	TRUE	1000	
	995	FW_TPIGN	TRUE	1000	
	996	FW_VGND	TRUE	1000	

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST			
USB	997	FW_VGND	TRUE	1000			
	998	FW_VGND	TRUE	1000			
	999	FW_VGND	TRUE	1000			
	DC PWR IN	1000	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED) 1000		
		LMU/ALS	1001	ST7_SLEEP_LED_H	TRUE	23	
			1002	PMU_SLEEP_LED	TRUE	23	
			1003	PMU_LID_CLOSED_L	TRUE	23 29	
			1004	LMU_DETECT	TRUE	23	
		MISC.	1005	SLEEP_LED	TRUE	23	
			1006	PMU_KB_RESET_L	TRUE	29	
			1007	SLEEP	TRUE	23 25 29 32 34	
			1008	PMU_CPU_HRESET_L	TRUE	6 29	
			1009	BB_RESET_L	TRUE	6	
			1010	+3V_PMU_RESET	TRUE	29 33	
			OPTICAL	1011	EIDE_OPTICAL_DATA<0..15>	TRUE	2000
				1012	EIDE_OPTICAL_DMA_HQ	TRUE	2000
				1013	EIDE_OPTICAL_READ_L	TRUE	2000
	1014			EIDE_OPTICAL_DMAACK_L	TRUE	2000	
	1015			EIDE_OPTICAL_ADDR<0..2>	TRUE	2000	
	1016			EIDE_OPTICAL_CS0_L	TRUE	2000	
	1017			EIDE_OPTICAL_CS1_L	TRUE	2000	
	1018			EIDE_OPTICAL_RST_L	TRUE	2000	
	1019	EIDE_OPTICAL_WR_L		TRUE	2000		
	1020	EIDE_OPTICAL_IOCHRDY		TRUE	2000		
	1021	EIDE_OPTICAL_INT		TRUE	2000		
	1022	+5V_TPAD_SLEEP		TRUE	3000		
	1023	TPAD_F_TXD		TRUE	3000		
	1024	TPAD_F_RXD		TRUE	3000		
	TRACKPAD	1025	LID_CLOSED_L	TRUE	3000		
		1026	+3V_HALL_EFFECT	TRUE	3000		
		1027	SOFT_PWR_ON_L	TRUE	3000		
		1028	COMM_RESET_L	TRUE	4000		
		1029	COMM_SHUTDOWN	TRUE	4000		
1030		COMM_RING_DET_L	TRUE	4000			
1031		COMM_TXD_L	TRUE	4000			
1032		COMM_TRXC	TRUE	4000			
1033		COMM_GPIO_L	TRUE	4000			
1034		COMM_DTR_L	TRUE	4000			
1035		COMM_RTS_L	TRUE	4000			
1036		COMM_RXD	TRUE	4000			
KEYBOARD		1037	KBD_ID	TRUE	3000		
		1038	KBD_INTL	TRUE	3000		
	1039	KBD_JIS	TRUE	3000			
	1040	KBD_CAPSLOCK_LED	TRUE	3000			
	1041	KBD_NUMLOCK_LED	TRUE	3000			
	1042	KBD_FUNCTION_L	TRUE	3000			
	1043	KBD_COMMAND_L	TRUE	3000			
	1044	KBD_OPTION_L	TRUE	3000			
	1045	KBD_CONTROL_L	TRUE	3000			
	1046	KBD_SHIFT_L	TRUE	3000			
	1047	KBD_X<0..9>	TRUE	3000			
	1048	KBD_Y<0..7>	TRUE	3000			
	BATTERY	1049	+BATT_POS	TRUE	1000		
		1050	BATT_NEG	TRUE	1000		
1051		BATT_CLK	TRUE	1000			
1052		BATT_DATA	TRUE	1000			
1053		PMU_BATT_DET_L	TRUE	1000			
FANS	1054	+FAN_PWR	TRUE	3000			
	1055	FAN1_TACH	TRUE	3000			
	1056	FAN2_TACH	TRUE	3000			
	1057	FAN1_GND	TRUE	3000			
	1058	FAN2_GND	TRUE	3000			
ETHERNET	1059	MDI_P<0..3>	TRUE	1000			
	1060	MDI_M<0..3>	TRUE	1000			
FIREWIRE	1061	FW_TPOGP	TRUE	1000			
	1062	FW_TPOGN	TRUE	1000			
	1063	FW_TPOOR	TRUE	1000			
	1064	FW_TPIGP	TRUE	1000			
	1065	FW_TPIGN	TRUE	1000			
	1066	FW_VGND	TRUE	1000			

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
FIREWIRE (CONT.)	1067	FW_TPOIP	TRUE	1000
	1068	FW_TPOIN	TRUE	1000
	1069	FW_TPIIP	TRUE	1000
	1070	FW_TPIIN	TRUE	1000
	1071	+FW_VPI	TRUE	1000
	1072	FW_VGND	TRUE	1000
DC PWR IN	1073	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED) 1000
	LMU/ALS	1074	ST7_SLEEP_LED_H	TRUE
1075		PMU_SLEEP_LED	TRUE	23
1076		PMU_LID_CLOSED_L	TRUE	23 29
1077		LMU_DETECT	TRUE	23
MISC.	1078	SLEEP_LED	TRUE	23
	1079	PMU_KB_RESET_L	TRUE	29
	1080	SLEEP	TRUE	23 25 29 32 34
	1081	PMU_CPU_HRESET_L	TRUE	6 29
	1082	BB_RESET_L	TRUE	6
	1083	+3V_PMU_RESET	TRUE	29 33
	1084	(100 MIL PROBE PREFERRED)	TRUE	6
	1085	(100 MIL PROBE PREFERRED)	TRUE	6
	1086	(100 MIL PROBE PREFERRED)	TRUE	6
	1087	(100 MIL PROBE PREFERRED)	TRUE	6

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER 051-6338 REV. C  
 SCALE NONE SHEET 39 OF 40

# REVISION HISTORY

## Proto Release

- 7/22/02 - Initial acquisition of schematic (from 051-6278 Rev 01)  
Added P59 50-DIMM connector as placeholder (p.12)  
Added P59 LVDS connector as placeholder (p.22)  
Changed J9 to 10 pin Elco connector for modem (p.25)  
Changed PBUS holdup caps to P59 electrolytic cans (p.30)
- 7/23/02 - Removed L1 (p.8)
- 7/24/02 - Replaced CPU Processor with 360 pin Apollo (p.5,6)
- 8/10/02 - Added P68 3.3V battery and PBUS rails for airline power (p.29)
- 8/10/02 - Added USB 2.0 (p.18)
- 8/20/02 - Removed spare pullup straps for Intrepid (p.9)  
Removed USB overcurrent protection (to be placed on other boards) (p.18)  
Changed right USB board connector to 16 pin Hirose connector (p.26)  
Changed L10 board connector to 40 pin Molex connector (p.26)  
Added 6 bypass caps to MAXBUS\_SLEEP and CPU\_VCORE\_SLEEP (p.5)
- 8/26/02 - Removed 32 bypass caps for +3V MAIN at Intrepid (p.16)  
Removed 3 bypass caps for +2.5V MAIN at Intrepid (p.5)  
Removed 3 bypass caps for +1.5V\_AGP at Intrepid (p.16)  
Removed 8 bypass caps for +3V\_MAIN at Intrepid (p.16)
- 8/27/02 - Changed main battery connector to BP24067-R1, which is close to final (p.29)
- 8/29/02 - Added dedicated Boot Banger circuit (p.6)  
Added 5 bypass caps to each 50-DIMM connector (p.11)  
Added quad voltage circuit for bus slewing architecture (p.32)  
Changed to low profile 32.768KHz crystal for PMU (p.28)  
Changed to Q11 adapter detection scheme (p.28)
- 9/03/02 - Corrected upper LVDS single pin nets (p.20)  
Removed unintentional extra pulldown resistor at Intrepid (p.14)
- 9/17/02 - Numerous changes to stay in sync with P84 (all)
- 9/18/02 - Changed battery connector back to P84 part (p.29)  
Added LMU circuitry to eliminate extra board (p.23)  
Changed to P84 dual channel LVDS connector to reduce I2R cable losses (p.22)
- 9/19/02 - Removed unnecessary battery fuses (due to bus slewing design) (p.29)  
Modified chassis gnds on some components (all)  
Added LMU connector to LMU crystal (p.23)  
Corrected battery connector [same as P84] (p.29)  
Removed P93 support (p.25)  
Removed second fuse from FW ports [single fuse provides adequate power] (p.27)
- 9/23/02 - Replaced BCM5421 with Marvell 88E1111 (p.26)  
Increased MAX\_VIA\_COUNT by two on most nets with this constraint for uVia (p.34,35)
- 9/27/02 - Corrected cpu, memory bus constraints to match manhattan lengths (p.34)  
Swapped pins on L33, L35 for layout (p.31)  
Changed V6 to smaller form-factor crystal (p.26)  
Changed J19 (DC-in) to proper 4-pin connector (p.29)  
Corrected holes and chassis gnds (p.4,all)
- 10/01/02 - Removed Intrepid 1.x specific circuitry (p.13)
- 10/03/02 - Numerous pin-swaps to accommodate board layout (all)
- 10/03/02 - Added page for functional test points (p.37)
- 10/09/02 - Changed 16 pin connectors (modem and right USB) to Foxconn parts (p.23)
- 10/10/02 - Changed HPC net pins high per documentation (p.17)  
Added 10K pullup to CG\_ADDRESSL and 10K pulldown to CG\_FSEL on CY28512 (p.14)  
Added SSO/NO\_SSDO stuffing options for CY28512 circuit (p.14)  
Removed CPU\_VGATE pullup to 5V to eliminate potential 3V/5V current path (p.32)  
Removed Zehra 15/16 support per P84 (p.27)  
Added second FW port power fuse (p.27)  
Removed INT\_CPTPB\_IN cap per P84 (p.8)  
Replaced INT\_F812 FETs with INT\_F811 in battery charger and 14V PBUS switchers (p.29,30)  
Renamed optical interface for consistency (p.24,37)  
Corrected PLL\_CFG4 for Apollo 7 (needs to always be zero) (p.5,7)  
Removed temporary P84 constraints and finished up AGP clock changes (p.12,34)  
Added stuffing options to power fans off 3V or 5V (p.25)
- 10/11/02 - Replaced DVI EMI caps with 0201 versions (p.22)
- 10/14/02 - Changed J18 to R345 with integrated magnetics (p.26)
- 10/15/02 - Moved FireWire connectors and port power switch to separate page (p.28)  
Changed SBus pullups to 7.15K, 1K as per 1Books/P84 [involved component net swaps] (p.29)  
Added 0603 resistors as shorting pads for power up and reset (p.43)  
Changed INT\_MOD\_SYNC, INT\_MOD\_DIT and INT\_MOD\_BITCLK to pulldowns per ERS [LA clk not used] (p.14)  
Added damping resistor option to LMU circuit (p.23)  
Changed INT\_RST\_FLEEN\_PD to pulldown only [LA clk not used] (p.13)  
Changed INT\_ENET\_TDR to pullup LK (p.13)  
Removed FW\_LKON from Intrepid EXTINT3 [no longer used], pullup added (p.14)  
Changed HUBS\_HUBS1 pullup to 3V (p.21)  
Changed FW\_PC\_PD, FW\_PC\_PU resistors to 5k (p.27)  
Added LK pulldown and net FW\_PD2 to FW\_PHY (p.27)
- 10/16/02 - Implemented new FW power switch and current limit (p.28)  
Renamed +14V\_PBUS to +PBUS (p.all)  
Added A29 adapter detection circuit (p.29)  
Added +PBUS current limiting circuit, removed battery charging current limit circuit (p.30)  
Added FW PHY pin 101 to make Port 1 1394a only (p.27)
- 10/21/02 - Updated CY28512 clock chip to Rev B (p.14)  
Changed FW PHY pin 101 to make Port 1 1394a only (p.23)
- 10/22/02 - Added full support for non-zero CPU\_PLL\_CFG45 in run state (p.7)  
Changed fan power to S14460V per P84 (p.25)
- 10/23/02 - Changed LMU/sleep LED interface per P84 (p.23)  
Changed LMU JTAG/I2C pinout/pullup/pulldown strategy per P84 (p.23)  
Changed fan FETs to S14460V per P84 (p.25)  
Pinned out audio connector (p.25)  
Pinned out USB connector (p.25)  
Pinned out modem connector (p.25)  
Added 2 functions test points to wireless connector (p.24,38)  
Renamed FW low voltage power rails (p.27,37)  
Renamed VCore VID nets to be consistent with P84 (p.33)  
Removed redundancy in DDR memory constraints (p.35)  
Changed FW DR2 pins to pullup to shut off port (p.27)  
Cleaned up CY28512B circuit as per P84 (powered off main, output divider and strap tweaks) (p.14)  
Updated PCI clock series B values per P84 (p.23)  
Added 0 ohm short and bypass cap for CPU\_VDDO\_V0 per P84 (p.21,37)  
Split FW\_VDD0 into FW\_VDD0L and FW\_VDD0H (p.28,37)  
Added TP nets to GPU for XOR-tree testing (p.19-21)  
Added fan PWM output pullups to +5V\_SLEEP (p.25)  
Added FW thermal pad ground hole back in (p.27)
- 10/30/02 - Changed fan power rails to common net (p.25)
- 10/31/02 - Replaced LMU layout (p.23)  
Added wireless RF\_DISABLE\_L pullup and AIRPORT\_CLKRUN\_L pulldown (p.24)
- 11/05/02 - Added 6 decoupling caps to CPU\_VCORE\_SLEEP (p.5)
- 11/06/02 - Broke out quad OR gates to discrete components for better placement (p.22,29)  
Changed 10 uF FW current limit output cap to two 4.7 uF caps (p.28)  
Added 3 decoupling caps to CPU\_VCORE\_SLEEP (p.5)  
Added 9 decoupling caps to each of +5V\_MAIN and +3V\_MAIN (p.32)  
Removed K17, jumper for CPU\_VCORE\_SLEEP (p.33)  
Added decoupling cap to PMU reset OR gates (p.29)
- 11/08/02 - Changed FireWire PHY to 217 (p.27)  
Added bulk caps to fan connectors (p.25)
- 11/11/02 - Added alternate chassis gnd connection for sleep LED (p.23)
- 11/13/02 - Removed LMU and associated circuitry (p.23)
- 11/21/02 - Implemented D3clock for all PCI devices (p.12,14,18)
- 11/25/02 - Renamed all components (all pages)
- 12/06/02 - Removed chokes from 1394a data pairs (p.27,28)

## EVT RELEASE

- 12/13/02 - Added 12 pF caps to source of 33MHz PCI clocks since they can not be buried (p.12)  
Replaced ADM1031 with AD7460 12C Address Changer (p.25)  
Added AD7460 hookups to GPU thermal diode (p.21,25)  
Added FireWire B ESD protection circuits (p.28)  
Removed hole from FireWire ground pad (p.27)
- 12/16/02 - DDR memory connector renamed to J25 (p.11)
- 12/20/02 - Updated J2410 from FireWire port power (p.28)  
Added P10\_P20 as placeholders and experiment guides (p.28)  
Added diodes to OR +5V\_SLEEP into FW PHY power supply (p.27)
- 12/26/02 - Updated CPU p/ns to production p/ns (p.5, 36)  
Updated PCI source clock and internal spreading straps (p.8)  
Changed bootROM PWD signal to INT\_RESET\_L per P84 (p.9)  
Added CLK pulldowns per P84 (p.9)  
Updated ethernet series Rs per P84 [Clocks to 10 ohms, data to 22 ohms] (p.13)  
Added SSO/NO\_SSDO BOM options (p.14)  
Renamed line-in and headphone sense lines to reflect active low signals (p.14,25,39)  
Added 0 ohm Rs to make 2.5V Intrepid rail hot or cold (p.15,16,38)  
NO STUFFED entire 1.5V LDO circuit (p.15)  
Stuffed USB OCT RC filters for 0 time constant [due to new port current limiters] (p.17)  
Renamed USB OCT/PPON signals for left/right ports (p.17,39)  
Updated GPU VCore to stay in sync with P84 [jitter improvement] (p.20)  
Added EMI caps to LVDS\_DDC\_CLK, INT\_I2S0\_SND\_CLK, INT\_I2S0\_SND\_SCLK per P84 (p.22,25)  
Added R800\_R801 for eventual thermal diode in CPU (p.25)  
Renamed R2000 to R789, R2001 to R802, R2002 to R803 (p.25)  
Renamed P10 to P1, P20 to P2 [deleted old P1,P2] (p.28)  
Added caps to FW EMI circuit that were missed (p.25)  
Changed MAX4172 power source to save current on battery [per P84] (p.30)  
Updated 1.5V/2.5V switcher BOM to stay in sync with P84 [FET change and current limits] (p.34)  
Replaced all 132S1961 [1uF,0605,10V,208] with 132S0046 [1uF,0603,10V,208] (p.14,15,27,30,33,34)  
Replaced all 138S051 [1uF,0603,6.3V,104] with 132S0046 [1uF,0603,10V,208] (p.27,30)  
Updated FireWire fuse topology to that of P84 (p.28)
- 01/02/03 - Updated system and power block diagrams (p.2,3)
- 01/03/03 - Corrected +2.5V\_INTREPID connections to muxes and reference (p.9,10)
- 01/03/03 - Added NO\_TEST nets to pads of DDR connector arms (p.11)
- 01/08/03 - Added INT002 circuits to ensure speakers are muted during power-up (p.25)  
Changed R164 to 511 ohms to avoid low CPU clock amplitude (p.8)  
Added required pulldown to output of DVI\_HPD sense comparator (p.22)  
Swapped R443 and R444 values to ensure Vgs < -4.5V (p.28)  
Updated 5-video filter values to those of P84 (p.22)
- 01/10/03 - ZT7, ZT23, ZT61, ZT76, ZT89, ZT87, ZT22, ZT38, ZT60, ZT42 & ZT17 are changed to HOLE-VIA-20R10 (p.4)
- 01/13/03 - Add L53, L54, L55 for TMS Data=0+2+ Diff Pair (p.22)
- 01/14/03 - Add C812 - C821 (total 10 0.22uF caps) for 2.5V Intrepid Decoupling (p.16)  
Add C822 & C823 at Wireless Card connector MAIN\_RESET\_L & RF\_DISABLE\_L\_SPN (p.24)  
Change MATCHED\_DELAY to 50 for all TMS DIFF PAIR (p.37)  
Change MATCHED\_DELAY to 50 for all TMS DIFF PAIR (p.37)  
Add R810 & R811 for ALWAYS-ON\_FANS in Acrylic Build (p.25)  
Remove NV31/17 components (p.19-21)
- 01/28/03 - Add M10 (p.19-21)
- 02/07/03 - Add Power Net Constraints for M10 (p.38)  
Replace Singing PBus Cap C49, C50, C67, C68, C80, C81, C95, C96, C108, C109, C120, C121 with 126S0035 (or alt. 126S0036) (p.33)  
Add FW Power Net Constraints (p.38)  
Change signal constraints for AGP signals (p.36)  
Add LMU connector and components (p.23)  
Edit I2C table for LMU (p.13)  
Change R880 to 18.6K (p.23)  
Connect Clock Slewing RESET# to MAIN\_RESET\_L (p.14)  
Change Ferrite Bead of ATI power supply to correct values (p.21)  
Remove C141 PBUS CAP (p.31)  
Change and Rotate Keyboard Connector (p.23)
- 02/12/03 - Add ATI Power sequencing Circuit for M10 Power-up and Power-down (p.19-22, p.32-35)

## EVT RELEASE (continue)

- 02/13/03 - Add C825 (p.30)
- 02/17/03 - Rename all Reference Designators

## EVT ENCLOSURE RELEASE

- 03/13/03 - Change 3-P FAN connectors to 4-P (p.25)  
Add PU at PMU\_SLEEP\_LED\_L for LMU (p.23)  
Change timing option for clock slewing & PLL5 (p.14)  
Change ATI M10 GPIO8 to Pull-down (p.20)  
Remove Memory\_MUX\_0ohm Resistors (p.10)
- 03/28/03 - Due to MLB outline change at DVI connector, CHGND1 has to be splitted into CHGND1 & CHGND2 (P 4 & 22)  
Separate +3V and +5V traces running from 3/5V supply to 40pin LIO connector (P 25 & 32)  
R601 change from 100K to 4.7K (P 29)  
Change airline detect to 13.1V or greater, R40 and R690 to 97.6K ohm (P 30 & 31)  
Add C26 at U3 RS- pin (P 30)  
Change D3 to IN914 PN Junction Diode (P 31)
- 03/31/03 - Change AGPTST Pull-up to 470hm (it was 40hm) (p.20)  
Add circuits to prevent start-up Headphone POP (p.25)  
Change all 1210 4.7uF to 1206 4.7uF Cap (138S0531) (various pages)  
Modify FAN circuit to PWM active low signal (P25)
- 04/08/03 - Add SGT MODEM support (P 14 & 25)  
Add 10-pin ELCO connector for Serial Debug Interface (P 25)  
Change Q from S144350V to SUD45P03-10 (P 30)  
Remove C34 R33A8 (P 30)
- 04/11/03 - Change FW Schottky Diode to a 3A part 37180159 (P 28)  
Change PBUS\_L69 and VCORE\_L71 inductor (P 31 & 33)  
Issue to 3S coil to 1206 package part (P 28)  
Change all 6 VCORE Caps to 220uF Al Poly Cap 128S0024 (P 33)  
Add Mitsumi PM1571J regulator to provide 1.8V TPVDD (P 21)  
Change U34 to Mitsumi MM1571J part for ATI PLL 1.8V rail (P 21)
- 04/16/03 - Add FW Port Shutdown/PowerOn Circuit (P 28)  
Change the I2C Pull-up for Sound/Modem to 1K ohm (P 14)
- 04/17/03 - Change 3V/5V inductors (152S0137) L61 & L62 (P 32)
- 04/21/03 - Add 12 ICT JTAG TEST PADS (P 39)
- 04/23/03 - Invert ATI GPIO15 signal, no stuff pull-up resistor (P 20)  
Combine Q35 and Q36 into a Dual Package Part (P 22)  
SWAP the AD7460 Temperature Sense Part (P 22)  
Change FW PHY to production part (P 26)
- 04/24/03 - Remove +3V\_CBUS\_SLEEP and U5, use +3V\_SLEEP directly (P 14,18,24)  
Add 040P Res between ATI\_PVDD/TPVDD rail and 10uF caps for stability purpose (P 21)  
Add 040P Res between ATI\_PVDD/TPVDD rail and 10uF caps for stability purpose (P 21)  
Add Sense Resistor to Vcore power rail, remove one 220uF cap <back to EVTA design> (P 33)
- 04/25/03 - Change C826 to 0.01uF 50V Cap (P 30)
- 04/30/03 - No stuff R676 to prevent +3V rail leakage (P 33)
- 05/02/03 - L45,L46,L47 is using Common Mode Choke TDK ACM2012D Part, will replace with ACM2012H Part if available (P 22)

## DVT RELEASE

- 05/21/03 - Swap +PBUS and +24V\_PBUS at Backup Battery Connector - J16 (p.31)
- 05/27/03 - Change R22 timing specification (p.13)  
Change Q62 & Q65 to S17860DP part (p.33)  
Change Q61 & Q64 to INT\_F812 part and split C102 into 3 10pF caps (p.33)  
Enable VCore Burst(Skip) Mode by no stuffing R67 (p.33)  
Enable Q48 to Burst mode by changing R406 & R407 to 100K ohm (p.32)  
Change Q49 to INT\_F812 part (p.20)  
Change Q48 to Burst mode by changing R358 to 2.2 ohm, no stuffing R344 and stuffing R343 (p.20)  
Reduce audible noise by changing L64 to 152S0139 (p.20)  
Add C838, C840, C839, C844 & C845 10uF caps near the power switchers FETs (p.20, 32 & 34)  
Change PWM\_L Fan input (both L&R Fans) to +5V\_SLEEP pull-up (p.25)  
Change HD\_DMON to digital ground instead of CHGND5 (p.23)
- 05/30/03 - Add CPU Core Voltage offset option circuit (p.33)
- 06/03/03 - Add CPU Core Voltage offset timing (p.20)
- 06/05/03 - Change FW-B connector to S1420058 with internal shield pins (p.28)
- 06/06/03 - Add four 0ohm jumper in case there is no sw support for the multi-stage VCore (p.38)  
Change the 2.7V sleep FET to reduce voltage drop on the rail (p.34)
- 06/12/03 - Change CBUS & USB2 REQ LINE Pullup to +3V\_MAIN (p.12)  
Add 0 ohm at USB AVSS\_GND (p.17)  
Change TMS common mode choke to TDK ACM2012-900H part (p.22)  
Change HD\_DMON\_L pullup R215 to 10K (p.24)  
Add C847, C851 & C852 at ENET\_CLK for EMC (p.13 & 26)  
Change Q82 pin#4 connection to system digital GND (p.33)  
Add C848 150uF cap at J3 for +5V\_MAIN USB2 power (p.25)  
Add C853 1000uF cap at Q64 (p.30)  
Add RC at AD7460 power rail for noise isolation (p.25)  
Isolate THERM signal at AD7460 by using double inverters for THERM\_L\_OC (p.25)  
Remove redundant pullup R601 for THERM\_L\_OC (p.29)  
Remove S12 EMI spring at CHGND5 (p.23)  
Add additional PWR/GND pins at J17 for R-USB board (p.25)  
New 500DMM connector with 4 through-hole mounting pins (p.11)  
Change CPU config stuffing option at R63 and R64 (p.7)  
Stuff R288 for Cypress CLK chip (p.14)  
Move CBUS\_PCI\_REQ\_L back to +3V\_SLEEP rail pull-up (p.12)  
Change the TMS Termination Resistor values to 162ohm (p.20)  
Connect C847 at R160.1 (p.13)  
Add 100pF caps at AD7460 D-plus/minus pairs (p.25)  
Add S1152 VCore transmitter to prevent leakage from DVI connector to the system (p.19&20)
- 06/16/03 - Replace C705,C707,C711,C703 & C685 with part 128S0025 (p.20&32)  
Remove R771 0ohm resistor (p.34)  
Edit Signal Constraints for TMS routing and ENET routing (p.36&37)

## DVT2 RELEASE

- 07/06/03 - Change R97 & R98 to 0402 package (p.33)  
No Stuff R835 (p.19)  
Change R198 to 100K ohm resistor (p.23)  
Add Common Mode Choke L77 & L76 at PWB pairs (p.28)  
Removed current monitoring IC for firewire port power (p.28)  
Changed RP52,RP53,RP56,RP57 to 22ohm for EMI (p.19)

## PRODUCTION RELEASE

- 07/28/03 - Change BOM option for C51,C52,C77,C78,C91,C92,C111 to 8.2uF Panasonic AL cap only (p. 34)
- 08/05/03 - Change +3V/5V ITH compensation and No-Stuff Feed Forward Caps (p. 32)
- 08/07/03 - Change CPU VCore setting for both BEST and BETTER configurations (p. 33)
- 08/07/03 - Change CPU VCore setting for both BEST and BETTER configurations again (p. 33)

## PRODUCTION RELEASE (Version C)

- 08/18/03 - Change CPU VCore setting for BEST configuration to: 1.335V(High)->1.080V(Low) (p. 33)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE NONE	SHT	40	40



APPLE COMPUTER INC.