

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
B		358902	PRODUCTION RELEASED	01/07/05	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447A MAXBUS INTERFACE
6	MPC7447A DATA/NC PINS/BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE/BOOTROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M11 AGP INTERFACE & SPREAD SPECTRUM
20	EXTERNAL TMDS (DUAL TMDS - SIL178)
21	M11 LVDS/TMDS/GPIO & GPU VCORE
22	M11 POWER

PAGE	CONTENTS
23	VIDEO CONNECTORS - INVERTER,DVI, LVDS,S-VIDEO
24	SPIDEY,PWR BUTTON,ALS
25	MMM & BATTERY CURRENT SENSE CIRCUIT
26	INTERNAL CONNECTORS-AIRPORT,HDD,ODD
27	FAN CONTROLLER,SW MODEM,SERIAL DEBUG SOUND/LEFT USB/BLUETOOTH
28	GIGABIT ETHERNET INTERFACE
29	FIREWIRE PHY
30	FIREWIRE PORTS
31	PMU
32	BATTERY CHARGER AND CONNECTOR
33	PBUS SUPPLY,PMU SUPPLY,SUPERCAP ,BACKUP BATTERY
34	3.3V/5V SYSTEM POWER SUPPLY
35	CPU CORE VOLTAGE POWER SUPPLY
36	1.5V/1.8V/2.5V SYS. POWER SUPPLIES
37	SIGNAL CONSTRAINTS(PG1)-DDR MEM/CLK
38	SIGNAL CONSTRAINTS(PG2)-CPU
39	SIGNAL CONSTRAINTS(PG3)-DIGITAL/DIFF
40	SIGNAL CONSTRAINTS(PG4)-POWER NETS
41	FUNCTIONAL TESTPOINTS
42	REVISION HISTORY
43-46	SCHEMATIC CREF AND NETLIST REPORTS


## SCHEM,MLB,PB15 "


01/07/2005

### BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
NO_SSCG	SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EMI
GPU_SS	EXT_TMDS (BETTER/BEST)
VGA_BUFFER_RES	INT_TMDS (BEST128)
MMM	SUPERCAP
INT_TMDS (BETTER/BEST)	ADT7460
EXT_TMDS (BEST128)	
BACKUP_BATT	
ADT7467	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6680	1	SCHEM,MLB,PB15	SCH1	
820-1679	1	PCBF,MLB,PB15	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTER	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
 THIRD ANGLE PROJECTION		TITLE		SCHEM,MLB,PB15	
		DRAWING NUMBER		051-6680	REV. B
				SHT 1 OF 46	



**SYSTEM BLOCK DIAGRAM**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# POWER SYSTEM ARCHITECTURE



## POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	NONE	SHT	3 OF 46


# PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN  
 1/2 OZ CU THICKNESS: 0.7 MILS  
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%  
 DIELECTRIC: FR-4  
 LAYER COUNT: 10  
 SIGNAL TRACE WIDTH: 4 MILS  
 SIGNAL TRACE SPACING: 4 MILS  
 PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

## BOARD HOLES CHASSIS MOUNTS




## BOARD STACK-UP AND CONSTRUCTION

1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA




## GROUND VIAS



### BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	NONE	SHT	4 OF 46



**CPU\_VCORE DECOUPLING NETWORK**

**CPU\_OVDD DECOUPLING NETWORK**

**CPU INTERNAL PLL FILTERING**

**MPC7447 PULL-UPS**

(NAP VOLTAGE=0.98V FOR ALL CONFIG.)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2952	1	IC, A7PM, R1.2.3.1.50GHZ, 1.2V CORE, 18W, 85C	U56	CRITICAL	CPU_BTR
337S2953	1	IC, A7PM, R1.2.3.1.67GHZ, 1.28V CORE, 23W, 85C	U56	CRITICAL	CPU_BST
337S3069	1	IC, A7PM, R1.2.3.1.67GHZ, 1.26V CORE, 23W, 85C	U56	CRITICAL	CPU_BST_VCORE126
337S3027	1	IC, A7PM, R1.3.1.50GHZ, 1.20V CORE, 18W, 85C	U56	CRITICAL	NO STUFF
337S3028	1	IC, A7PM, R1.3.1.67GHZ, 1.29V CORE, 18W, 85C	U56	CRITICAL	NO STUFF



OMIT  
**U56**  
 1.50GHZ-1.28V  
 APOLL7\_PM-R1.1  
 BGA  
 (1 OF 3)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480413	1	RES, MF, 1/16W, 105K OHM, 1%, 0402, SMD	R449 (R1)		CPU_BTR
11481155	1	RES, MF, 1/16W, 115K OHM, 1%, 0402, SMD	R449 (R1)		CPU_BST_VCORE126


**MPC7447 MAXBUS**

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	SHT	OF	
NONE	5	46	



BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1660	1	MCU, PROGRAMMED W/ BBANGER	U54	BBANG
341S1661	1	I2C EEPROM, PROGRAMMED W/ BBANGER	U52	BBANG



**MPC7447/BBANG**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# CPU PLL CONFIG CIRCUITRY

# CPU FREQUENCY CONFIGURATION

## APOLLO 7PM




STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X


MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG 4 0123 E ABCD HEX
	167MHZ	133MHZ	
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E

# CPU CONFIGURATION

## MAXBUS VSEL



## BUSTYPE SELECT



SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

## CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	NONE	SHT	7 OF 46


# INTREPID BOOT STRAPS

# MAXBUS PULL-UPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE



38 5 CPU BR L	E29	BR INPUT	NO BUS KEEPER
38 5 CPU BG L	E26	BG NO BUS KEEPER	
38 5 CPU TS L	B27	TS NO BUS KEEPER	
38 5 CPU ADDR<0>	D24	A_0	
38 5 CPU ADDR<1>	D25	A_1	
38 5 CPU ADDR<2>	A27	A_2	
38 5 CPU ADDR<3>	E24	A_3	
38 5 CPU ADDR<4>	G23	A_4	
38 5 CPU ADDR<5>	B26	A_5	
38 5 CPU ADDR<6>	A26	A_6	
38 5 CPU ADDR<7>	D23	A_7	
38 5 CPU ADDR<8>	A25	A_8	
38 5 CPU ADDR<9>	E23	A_9	
38 5 CPU ADDR<10>	J22	A_10	
38 5 CPU ADDR<11>	B25	A_11	
38 5 CPU ADDR<12>	H22	A_12	
38 5 CPU ADDR<13>	G22	A_13	
38 5 CPU ADDR<14>	D22	A_14	
38 5 CPU ADDR<15>	B24	A_15	
38 5 CPU ADDR<16>	B23	A_16	
38 5 CPU ADDR<17>	E22	A_17	
38 5 CPU ADDR<18>	J21	A_18	
38 5 CPU ADDR<19>	G21	A_19	
38 5 CPU ADDR<20>	E21	A_20	
38 5 CPU ADDR<21>	A24	A_21	
38 5 CPU ADDR<22>	D21	A_22	
38 5 CPU ADDR<23>	A23	A_23	
38 5 CPU ADDR<24>	H20	A_24	
38 5 CPU ADDR<25>	B22	A_25	
38 5 CPU ADDR<26>	H21	A_26	
38 5 CPU ADDR<27>	A27	A_27	
38 5 CPU ADDR<28>	E20	A_28	
38 5 CPU ADDR<29>	B21	A_29	
38 5 CPU ADDR<30>	D20	A_30	
38 5 CPU ADDR<31>	A21	A_31	
38 5 CPU CI L	G26	CI	
38 5 CPU GBL L	A29	GBL	
38 5 CPU TBST L	A28	TBST	
38 5 CPU TSIZ<0>	G24	TSIZ_0	
38 5 CPU TSIZ<1>	H24	TSIZ_1	
38 5 CPU TSIZ<2>	D24	TSIZ_2	
38 5 CPU TT<0>	E25	TT_0	
38 5 CPU TT<1>	G25	TT_1	
38 5 CPU TT<2>	B28	TT_2	
38 5 CPU TT<3>	D27	TT_3	
38 5 CPU TT<4>	J25	TT_4	
38 5 CPU WT L	D28	WT	
38 5 CPU AACK L	B29	AACK NO BUS KEEPER - PU	
38 5 CPU ARTRY L	H23	ARTRY NO BUS KEEPER - PU	
38 5 CPU HIT L	B31	HIT INPUT - PU	
38 5 CPU OREQ L	A32	QREQ INPUT - PD	
38 5 CPU QACK L	G27	QACK NO BUS KEEPER - ?	
31 INT SUSPEND REQ L	AK9	SUSPENDREQ	
31 INT SUSPEND ACK L	AMP	SUSPENDACK	
37 8 INT CPUBF IN	J24	INT CPUBF IN	
37 8 INT CPUBF OUT	H16	INT CPUBF OUT	
31 CPU_CLK_EN	AH9	STOPCPUCLK	
37 8 INT CPUBF OUT	G8	ANALYZER_CLK	
37 8 INT CPUBF IN	J15	CPU_CLK	
5 CPU TBEN	A31	TBEN NO BUS KEEPER - PU	
37 8 INT CPUBF OUT	H29	INTREPID ACS_REF	
37 8 INT CPUBF IN	J15	CPU_CLK	
37 8 INT CPUBF IN	A31	INTREPID OUTPUTS HIGH BY DEFAULT	

PLL4MODESEL\_NXT[2:0]  
 000: 166.4MHZ (2.5X)  
 001: 149.76MHZ  
 010: 133.12MHZ (2.0X)  
 011: 99.84MHZ (1.5X)  
 100: 83.20MHZ

MODE A (2.5X) IS FOR STATIC OPERATION  
 MODE C (2.0X) IS FOR CLOCK SLEW OPERATION

BIT2	BIT1	BIT0	MaxBus output impedance
111	1	0	28.6 ohm
111	1	1	33.3 ohm
101	1	0	40 ohm
001	1	0	50 ohm
110	1	0	66.6 ohm
100	1	0	100 ohm
100	1	1	200 ohm
000	1	0	200 ohm

## Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	D	DRAWING NUMBER	051-6680	REV.	B
SCALE	NONE	SHT	8	OF	46



APPLE COMPUTER INC.







SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND  
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	SHT	OF	
NONE	10	46	




NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting

SLOT "A"  
LOWER SLOT  
FACTORY SLOT


SLOT "B"  
UPPER SLOT  
CUSTOMER SLOT



DDR BYPASS  
SLOT "A"




SLOT "B"




DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	SHT	OF	
NONE	11	46	




**PCI PULL-UPS**




NEC USB2 REQ REMAINS ON +3V\_MAIN  
BECAUSE THIS CHIP IS POWERED DURING SLEEP

**AGP I/O REFERENCE**  
(PLACE CLOSE TO INTREPID AGP BALLS)




SIMPLY PROVIDING REFERENCE TO CHIP  
BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

**SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS**  
PLACE CLOSE TO INTREPID SIDE




**AGP PULL-UPS/PULL DOWNS**



**INTREPID AGP/PCI**

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	SHT	OF	
NONE	12	46	



8

7

6

5

4

3

2

1

OMIT  
U51  
INTREPID-REV2.1  
(5 OF 9)  
CRITICAL

UATA100

UDMA - STOP  
UDMA - HOSTDMARDY/HSTROBE  
UDMA - DEVICEDMARDY/DSTROBE

NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE

IDE


ATA_D0	U5	UIDE_DATA<0>	39
ATA_D1	T1	UIDE_DATA<1>	39
ATA_D2	U1	UIDE_DATA<2>	39
ATA_D3	U2	UIDE_DATA<3>	39
ATA_D4	U4	UIDE_DATA<4>	39
ATA_D5	V2	UIDE_DATA<5>	39
ATA_D6	M1	UIDE_DATA<6>	39
ATA_D7	V1	UIDE_DATA<7>	39
ATA_D8	W2	UIDE_DATA<8>	39
ATA_D9	M8	UIDE_DATA<9>	39
ATA_D10	W4	UIDE_DATA<10>	39
ATA_D11	W5	UIDE_DATA<11>	39
ATA_D12	V2	UIDE_DATA<12>	39
ATA_D13	Y1	UIDE_DATA<13>	39
ATA_D14	W7	UIDE_DATA<14>	39
ATA_D15	Y8	UIDE_DATA<15>	39
ATA_A0	V5	UIDE_ADDR<0>	39
ATA_A1	AB1	UIDE_ADDR<1>	39
ATA_A2	V7	UIDE_ADDR<2>	39
ATA_VREF	Y15	UIDE_REF	40
ATA_RST	V4	UIDE_RST_L	26 39
ATA_WR	AA1	UIDE_DIOW	39
ATA_RD	AA2	UIDE_DIOR	39
ATA_CHRDY	AA5	UIDE_IOCHRDY	39
ATA_CS0	AA4	UIDE_CS0_L	26 39
ATA_CS1	AB2	UIDE_CS1_L	26 39
ATA_DMACK	AC1	UIDE_DMACK	39
ATA_DMARQ	AC2	UIDE_DMARQ	26 39
ATA_INTRQ	AA8	UIDE_INTRQ	26 39
CS_CE1	AD1	CSLOT_CE1_L_SPN	26 39
CS_CE2	AB4	CSLOT_CE2_L_SPN	26 39
CS_IORD	AB5	CSLOT_IORD_L_SPN	26 39
CS_IOWR	AD2	CSLOT_IOWR_L_SPN	26 39
CS_OE	AC4	CSLOT_OE_L_SPN	26 39
CS_WE	AE1	CSLOT_WE_L_SPN	26 39
CS_WAIT	AE2	CSLOT_IOWAIT_L_PU	26 39
IDEA0	AF5	EIDE_ADDR<0>	39
IDEA1	AB7	EIDE_ADDR<1>	39
IDEA2	AK1	EIDE_ADDR<2>	39
IDEA3	AG5	CSLOT_ADDR3_SPN	26 39
IDEA4	AH4	CSLOT_ADDR4_SPN	26 39
IDEA5	AL1	CSLOT_ADDR5_SPN	26 39
IDEA6	AK2	CSLOT_ADDR6_SPN	26 39
IDEA7	AH5	CSLOT_ADDR7_SPN	26 39
IDEA8	AF7	CSLOT_ADDR8_SPN	26 39
IDEA9	AG7	CSLOT_ADDR9_SPN	26 39
IDECHRDY	AK4	EIDE_IOCHRDY	39
IDEC0	AB7	EIDE_CS0_L	26 39
IDEC1	AM1	EIDE_CS1_L	26 39
IDERST	AJ4	EIDE_RST_L	26 39
IDENR	AM2	EIDE_WR_L	26 39
IDERD	AL2	EIDE_RD_L	26 39
IDEDMACK	AG8	EIDE_DMACK	39
IDEDMARQ	AH7	EIDE_DMARQ	26 39
IDEINTRQ	AA7	EIDE_INT	26 39

CS\_WAIT IS AN INPUT

NOT USING CARDSLOT INTERFACE

Keep C847 stub short

ENET\_TXD SERIES TERMINATION



JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLLN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL_TRSTSRL5 (INPUT)	1(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0(I)	0(I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0(I)	1(I)	0	X(I)	ATPG IDDQ
0	1	0(I)	1(I)	1	X(I)	TEST TRI-STATE
0	1	1(I)	0(I)	0	X(I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1(I)	0(I)	1	X(I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1(I)	1(I)	X	X(I)	FUNCTIONAL TEST IDDQ

BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - LOWER	N/A	N/A	N/A
A1-RD	J25 - PG 11	N/A	N/A	N/A
A2-WR	RAM - UPPER	N/A	N/A	N/A
A3-RD	J25 - PG 11	N/A	N/A	N/A
AC-WR	N/A	N/A	SOFT MODEM	N/A
AD-RD	N/A	N/A	J14 - PG 26	N/A
AE-WR	BOOTBANG EEPROM	N/A	N/A	N/A
AF-RD	U51 - PG 6	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	J3000 - PG 24 (LMU on RUX Brd.)	N/A	N/A	N/A
5C-WR	N/A	FAN CONTROLLER	N/A	N/A
5D-RD	N/A	U52 - PG 26	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J2 - PG 26	N/A
D2-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D3-RD	N/A	U30 - PG 14	N/A	N/A
B0-WR	N/A	MMM	N/A	N/A
B1-RD	N/A	U15 - PG 42	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

INT - ENET/FW/UATA  
EIDE/I2C


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	SHT	13 OF 46	
NONE			

# USB PORT ASSIGNMENTS



## PORT A B C D/UNUSED



## PORT E/BLUETOOTH



## PORT F/TRACKPAD



**INT - USB/GPIOS/I2S**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35980086	1	IC,CY28512-2	U31	CRITICAL	SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
19780090	1	XTAL,CER,LOW PROF,18.432MHZ,8X4.5MM,SMD	Y2	CRITICAL	?


PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
11681104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6680 REV. B

SCALE: NONE SHEET: 14 OF 46






# Intrepid Power

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	15 OF 46	B



**Intrepid Decoupling**


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	SHEET	OF	
NONE	16	46	






PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0087	1	XTAL, CER, LW PROF, 30.0000MHZ, 8X4.5MM, SMD	Y1	CRITICAL	?

# USB 2.0


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	NONE	SHT	17 OF 46





PLACE NEAR M11



**M11 AGP INTERFACE**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6680	REV. B
	SCALE NONE	SHEET 19	OF 46

FOR 2.5 VDDR1  
MEMVMODE=1.8V  
MEMVMODE1=GND

FOR 1.8 VDDR1  
MEMVMODE=GND  
MEMVMODE1=1.8V



INT/EXT TMDS D<0:2> TERMINATION

ATI INTERNAL TMDS SERIES TERMINATION

SILICON IMAGE TMDS SERIES TERMINATION

EXT TMDS D<3:5> TERMINATION


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11487501	2	RES. MF. 1/16W. 75 OHM. 14. 0402, SMD	R374, R377		EXT_TMDS
11488251	6	RES. MF. 1/16W. 82.5 OHM. 14. 0402, SMD	R340, R350, R355, R362, R367, R369		EXT_TMDS

INT/EXT TMDS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	SHT	OF	
NONE	20	46	





GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0214	1	IC, ATI, M11-CSP128, GRAPHIC CTRL, 667BGA, HYNIX GC	U47	CRITICAL	ATI_128MB
338S0207	1	IC, ATI, M11-CSP64, GRAPHIC CTRL, 667BGA, HYNIX MEM	U47	CRITICAL	ATI_64MB

**M11 POWER**

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE: D    DRAWING NUMBER: 051-6680    REV.: B

SCALE: NONE    SHEET: 22 OF 46

APPLE COMPUTER INC.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES


**VIDEO CONNECTORS**

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	B
SCALE	SHT	OF
NONE	23	46


### LMU/RIGHT SENSOR CONNECTOR




### SLEEP LED




### KEYBOARD PULLUPS




### LEFT LIGHT SENSOR CONNECTOR



### USB Trackpad Connector



### DEBUG HELPERS




### KEYBOARD/TPAD/SLEEP LED

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	NONE	SHT	OF
		24	46





# MMM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
132S0131	3	CAP CER .033UF, 10V, 16V, X7R/XSR, 0402, SMD	C635, C636, C642		KIONIX_ACCEL
132S0072	3	CAP CER .0015UF, 10V, 25V, X7R, 0402, SMD	C635, C636, C642		ST_ACCEL
341S1630	1	IC, UCTLR, MMM, PIC16F818, SMD, W/PROGRAM	U15	CRITICAL	MMM

# BATTERY CURRENT SENSE



## MMM & BATTERY CURRENT SENSOR

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6680	REV. B
	SCALE NONE	SHEET 25 OF 46	







Ethernet routing priority:  
 1. Decoupling caps  
 2. TX SERIES TERMINATION - LOCATE NEAR LINK  
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
338S0223	338S0079		U43	MARVELL 88E1111 B1 D1E



LED\_LINK10  
 LED\_LINK100  
 LED\_LINK1000  
 LED\_DUPLEX  
 LED\_RX  
 LED\_TX

CONFIG0 (000)  
 CONFIG1 (000)  
 CONFIG2 (111)  
 CONFIG3 (110)  
 CONFIG4 (111)  
 CONFIG5 (101)  
 CONFIG6 (000)

SEE CONFIG TABLES (BELOW)

CONFIG DEFINITIONS		CONFIG INPUTS			
PIN	BIT[2:0]	PIN	BIT[2]	BIT[1]	BIT[0]
VDDO	111	CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
LED_LINK10	110	CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
LED_LINK100	101	CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
LED_LINK1000	100	CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
LED_DUPLEX	011	CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
LED_RX	010	CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
LED_TX	001	CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM
VSS	000				

**MARVELL 88E1111**


**10/100/1000 ETHERNET**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6680	B
SCALE	SHT	OF
NONE	28	46





# PORT POWER SWITCH



AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

## FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	NONE	SHT	OF
		30	46



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1707	1	IC, PMU, 100PIN, LQFP	U29	

CPU VCORE\_HI\_OC/PMU\_AP should have a pulldown for coming out of reset. PMU will have a pull-up to +3V\_MAIN or +3V\_SLEEP which will act as our pull-down since both are off during PMU reset.

NC86	P00_D0	P50_WRL_WR	44	CPU VCORE_HI_OC	7	35
NC85	P01_D1	P51_WRH_BHE	43	INT RESET L	9	13 31
NC84	P02_D2	P52_RD	42	MAIN RESET L	14	17 18 19 20 26 31 41
NC83	P03_D3	P53_BCLK	41	NC		
NC82	P04_D4	P54_HLDA	39	PMU INT_NMI	14	
NC81	P05_D5	P55_HOLD	38	PMU EPM	31	
NC80	P06_D6	P56_ALE	37	INT_PU RESET L	13	27 31
NC79	P07_D7	P57_RDY_CLKOUT	36	PMU CPU_HRESET L	6	41
NC78	P10_D8	P60_CTS0_RTS0	36	PMU ACK L	14	
NC77	P11_D9	P61_CLK0	35	PMU CLK	14	
NC76	P12_D10	P62_RXD0	34	PMU FROM INT	14	
NC75	P13_D11	P63_TXD0	33	PMU TO INT	14	
NC74	P14_D12	P64_CTS1_RTS1_CTS0_CLKS1	32	PMU REQ L	14	
NC73	P15_D13_INT3	P65_CLK1	31	PMU LID_CLOSED L	24	31 41
NC72	P16_D14_INT4	P66_RXD1	30	PMU RESET_BUTTON L	24	31
NC71	P17_D15_INT5	P67_TXD1	29	PMU NMI_BUTTON L	24	31
NC70	P20_A0_D0	P70_TXD2_SDA_TA0OUT	28	TPAD_RXD	31	
NC69	P21_A1_D1_D0	P71_RXD2_SCL_TA0IN_TB5IN	27	TPAD_TXD	31	
NC68	P22_A2_D2_D1	P72_CLK2_TA0OUT_V	26	SYSTEM_CLK_EN	14	
NC67	P23_A3_D3_D2	P73_CTS2_RTS2_TA1IN_V	25	CPU_CLK_EN	8	
NC66	P24_A4_D4_D3	P74_TA2OUT_W	24	PMU_CHARGE_V	32	
NC65	P25_A5_D5_D4	P75_TA2IN_W	23	PMU_CHRG_BATT_0	32	
NC64	P26_A6_D6_D5	P76_TA3OUT	22	NC (CHARGE_I)		
NC63	P27_A7_D7_D6	P77_TA3IN	21	NC		
NC62	P30_A8_D7	P80_TA4OUT_U	20	PMU_SLEEP_LED_L	24	
NC61	P31_A9	P81_TA4IN_U	19	CPU_SMI_L	5	
NC60	P32_A10	P82_INT0	18	POWER_VALID	31	
NC59	P33_A11	P83_INT1	17	PMU_PMR_L	14	17 26 31 41
NC58	P34_A12	P84_INT2	16	INT_PEND_PROC_INT	14	
NC57	P35_A13	P85_NMI	15	PMU_NMI_L	31	
NC56	P36_A14	P86_XCOUT	14			
NC55	P37_A15	P87_XCIN	13			
NC54	P40_A16	P90_TB0IN_CLK3	12	PMU_BATT0_DET_L	31	
NC53	P41_A17	P91_TB1IN_SIN3	11	PMU_BATT1_DET_L_PU	31	
NC52	P42_A18	P92_TB2IN_SOUT3	10	NC		
NC51	P43_A19	P93_DA0_TB3IN	9	NC		
NC50	P44_CS0	P94_DA1_TB4IN	8	INT_PROC_SLEEP_REQ_L	14	
NC49	P45_CS1	P95_ANEX0_CLK4	7	PMU_POWERUP_OK	31	
NC48	P46_CS2	P96_ANEX1_SOUT4	6	SYS_BATT_ISNS1	31	
NC47	P47_CS3	P97_ADTRG_SIN4	5	PMU_OOPS	31	
NC46			4	THERM_L_OC	27	
NC45			3	PMU_AC_IN	31	
NC44			2	PMU_AC_DET	31	
NC43			1	SYS_BATT_ISNS2	31	
NC42			0	PMU_I2C_CLK	31	
NC41			0	PMU_I2C_DATA	31	
NC40			0	PMU_SMB_CLK	31	32
NC39			0	PMU_SMB_DATA	31	32
NC38			0	PMU_SMB_DATA	31	32
NC37			0			
NC36			0			
NC35			0			
NC34			0			
NC33			0			
NC32			0			
NC31			0			
NC30			0			
NC29			0			
NC28			0			
NC27			0			
NC26			0			
NC25			0			
NC24			0			
NC23			0			
NC22			0			
NC21			0			
NC20			0			
NC19			0			
NC18			0			
NC17			0			
NC16			0			
NC15			0			
NC14			0			
NC13			0			
NC12			0			
NC11			0			
NC10			0			
NC9			0			
NC8			0			
NC7			0			
NC6			0			
NC5			0			
NC4			0			
NC3			0			
NC2			0			
NC1			0			

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0088	1	XTAL, 10.0000MHz, .018, 12PF, 8X4, 5MM-SMD	Y4	CRITICAL	?

ADAPTER IDS		
ADAPTER	ID RANGE	PIN VOLTAGE
Q11 (65W)	1.65-2.31V	2.007-2.066V
A29 (45W)	2.31-2.97V	2.558-2.661V
AIRLINE	0.33-0.99V	0.589-0.663V

**PMU**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# DC POWER INPUT




(POWER JACK, ETC. ON SEPARATE BOARD)

# DC INRUSH LIMITER

# BACKFEED PROTECTION

# +PBUS CURRENT LIMIT

# BATTERY SWITCH-OVER CIRCUIT



$V_{BATT} = \text{CELLS} \times (4.096 + (0.4096 \times V_{VCTL} / V_{REFIN}))$   
 For 4.15V cells,  $V_{VCTL} = 0.123 \text{ REFIN}$   
 For 4.20V cells,  $V_{VCTL} = 0.245 \text{ REFIN}$   
 $I_{CHG} = (0.2048 / R_{-62}) \times (V_{ICL} / V_{REFIN})$

## BATTERY CHARGER


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	SHT	OF	
NONE		32	46





# 12.8V PBUS SUPPLY

# PMU SUPPLY

## BACKUP BATTERY

## 12.8V REGULATOR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S3575	1	RES,MP,1/16W,357K OHM,14,0402,SMD	R604	?	SUPERCAP

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6680	REV.	B
SCALE	NONE	SHT	33	OF	46






# 1.5V/2.5V SWITCHER



# 1.8V SWITCHER



**1.5V/1.8V/2.5V SUPPLIES**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	SHT	OF	
NONE	36	46	



DIGITAL SIGNALS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIA	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PRO_TEST	PULSE_PARAM
MAXBUS	CPU AACK L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ
	CPU ARTRY L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU BG L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU BR L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU CI L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ
	CPU DATA<32..63>	L:S:1100:2700	8		(250)			83 MHZ
	CPU DBG L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU DTI<0..2>	L:S:1500:2950	7		(250)			
	CPU DRDY L	L:S:1500 MIL:3200	MIL7		(250)			
	CPU GBL L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU HIT L	L:S:1500 MIL:2800	MIL7		(250)			
	CPU QACK L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU QREQ L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU TA L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU TBST L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU TEA L	L:S:1500 MIL:3000	MIL7		(250)			
	CPU TS L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU TSIZ<0..2>	L:S:1500:3500	7		(250)			
CPU TT<0..4>	L:S:1500:3400	7		(250)				
CPU WT L	L:S:1500 MIL:3100	MIL7		(250)				

PRIORITY: 4  
PRIMARY LAYERS: 9  
SECONDARY LAYERS: 4,7  
GOAL: MINIMIZE TH VIAS

STUB\_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

### TMDS/DVO SIGNAL CONSTRAINTS

ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALS

SI	TMDS_CLKN	SI_CLKTMDS	SITMDS:G:L:S:0 MIL:300 MIL	100 OHM SPACING FOR TMDS	20
SI	TMDS_CLKP	SI_CLKTMDS	SITMDS:G:L:S:0 MIL:300 MIL	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<0>	SI_TMDS_D0	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<0>	SI_TMDS_D0	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<1>	SI_TMDS_D1	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<1>	SI_TMDS_D1	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<2>	SI_TMDS_D2	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<2>	SI_TMDS_D2	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<3>	SI_TMDS_D3	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<3>	SI_TMDS_D3	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<4>	SI_TMDS_D4	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<4>	SI_TMDS_D4	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<5>	SI_TMDS_D5	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<5>	SI_TMDS_D5	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 500HM SIGNALS AT 4 MILS

ATI	DVOD<23..0>	ATIDVOD:G:L:S:1600 MIL:1700 MIL	6	610	20 21
ATI	DVOD_DE	ATIDVOD:G:L:S:1600 MIL:1700 MIL	6	610.0000	20 21
ATI	DVO_HSYNC	ATIDVOD:G:L:S:1600 MIL:1700 MIL	6	610.0000	20 21
ATI	DVO_VSYNC	ATIDVOD:G:L:S:1600 MIL:1700 MIL	6	610.0000	20 21
ATI	DVO_CLKP	ATIDVOD:G:L:S:0 MIL:500 MIL	6	610.0000	165.0 MHz::: 19 21
GPU	DVO_CLKP_R1	ATIDVOD:G:L:S:0 MIL:1100 MIL	6	610.0000	165.0 MHz::: 19 20
GPU	DVO_CLKP_R2	ATIDVOD:G:L:S:0 MIL:1100 MIL	6	610.0000	165.0 MHz::: 19 20

TMDS	CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DN<0>	CONN_TMDS_D0	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DP<0>	CONN_TMDS_D0	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DN<1>	CONN_TMDS_D1	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DP<1>	CONN_TMDS_D1	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DN<2>	CONN_TMDS_D2	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DP<2>	CONN_TMDS_D2	500.0000	100 OHM SPACING FOR TMDS	23 41	

TMDS	DN<3>	TMDS_D3	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DP<3>	TMDS_D3	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DN<4>	TMDS_D4	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DP<4>	TMDS_D4	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DN<5>	TMDS_D5	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DP<5>	TMDS_D5	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DN<3>	CONN_TMDS_D3	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DP<3>	CONN_TMDS_D3	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DN<4>	CONN_TMDS_D4	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DP<4>	CONN_TMDS_D4	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DN<5>	CONN_TMDS_D5	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DP<5>	CONN_TMDS_D5	500.0000	100 OHM SPACING FOR TMDS	23 41

GPU	R	GPU_R	500.0000	100 OHM SPACING	21 23
GPU	G	GPU_G	500.0000	100 OHM SPACING	21 23
GPU	B	GPU_B	500.0000	100 OHM SPACING	21 23

#### SIGNAL CONSTRAINTS - PAGE 1

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6680	B
SCALE		SHT	OF
NONE		38	46

Digital Signals (cont'd)

Differential Signals

Table with columns: GROUP, SIG\_NAME, PROPAGATION\_DELAY, MAX\_VIAS, MAX\_EXPOSED\_LENGTH, STUB\_LENGTH, NET\_SPACING\_TYPE, NO\_TEST, PULSE\_PARAM. Includes sections for AGP, PCI, ULTRA ATA-100, EIDE INTREPID, OPTICAL, and ETHERNET MII.

Table with columns: GROUP, SIG\_NAME, DIFFERENTIAL\_PAIR, RELATIVE\_PROPAGATION\_DELAY, MAX\_EXPOSED\_LENGTH, NET\_SPACING\_TYPE, MAX\_VIAS. Includes sections for FIREWIRE, LVDS, TMDS, USB 1.1, USB 2.0, and THERMOSTAT.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3MIL (TRACE WIDTH)
S = 11MIL (TRACE SEPERATION)
H = 16.8MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 106.2 OHMS
Zo(single) = 55.4 OHMS
Clear adjacent power plane!
Zo will be lower due to asymmetric stackup.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.1MIL (TRACE WIDTH)
S = 4.9MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 94 OHMS
Zo(single) = 50 OHMS

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 2.9MIL (TRACE WIDTH)
S = 5.6MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 89.8 OHMS
Zo(single) = 46.6 OHMS


LAYERS 2 OR 9

SIGNAL CONSTRAINTS - PAGE 2

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
MAIN/SLEEP	+24V PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT	VOLTAGE=12.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=25	
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+3V PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.8V MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+1.8V SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.5V SLEEP VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	1772 DCIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772 LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
PMU	1772 LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772 DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772 GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
MISC HD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
TRACKPAD	+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
VIDEO	+14V_INV	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_UP_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10	
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	AUDIO	+5V_MAIN_AUD	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		+3V_MAIN_AUD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		AUD_GND	VOLTAGE=0V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	FAN	+FAN_PWR	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FAN1_GND		VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
FAN2_GND		VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	



GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CPU_AVDD	VOLTAGE=1.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CPU_AVDD_VIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CPU_AVDD_VOUT	VOLTAGE=1.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	DDR RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10
INTREPID	+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
PLL5	+1.5V_INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
REFERENCE	INT_MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
AIRPORT	INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	INT_MEM_REF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
CARDBUS	WIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	+3V_AIRPORT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
ATI M11	+3V_SLEEP_PCCARD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+VFP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	+3V_GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_GPU_FLT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	GPU_MEM_IO	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_MEM_IO_FLT	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU_MEMCORE	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU_PNLIO	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.8V_ATI_PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.5V_AGP_GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
+1.5V_GPU_VDD15	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+1.8V_GPU_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_VDD1	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
GPU_VCORE_VDCCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+2.5V_GPU_AZVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_PNL1	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+2.5V_GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_GPU_AVDDQ	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+GPU_VDD15_UP	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+2.5V_SLEEP_NECK1	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_SLEEP_NECK	VOLTAGE=3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.5V_AGP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_PVDD_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
GPU_VCORE_NECK	VOLTAGE=1.2V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+GPU_VDD15_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+2.5V_SLEEP_NECK2	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_ATI_TPVD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+1.8V_GPU_TP_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
ETHERNET	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	LM2594_IN	VOLTAGE=13V	MIN_LINE_WIDTH=40	MIN_NECK_WIDTH=12
	+FW_PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
	+FW_SW	VOLTAGE=12.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
	+FW_AMP_SENSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
	+FW_PWR_OR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
	+FW_PWR1	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
	+FW_VPD	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
	+FW_VP1	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
	+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+3V_FW_UP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_PL1VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_PL1400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_PL1500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12	
FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12	
FW_VDD_ON	VOLTAGE=12.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12	

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_VSW	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS_JUMPER	VOLTAGE=14V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_MAIN_JUMPER	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN_JUMPER	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
LTC3707 5V SWITCHER	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_LX_F	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_LX_F	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_ILIM		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715 2.5V SWITCHER	2.5V_ILIM		MIN_LINE_WIDTH=8
MAX1715_TON			MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
MAX1715_SKIP			MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
MAX1715_REF		VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
MAX1715_VCC		VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
MAX1715_GND		VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
VCORE_VCC		VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
VCORE_LX		VOLTAGE=1.4V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
VCORE_DH			MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
VCORE_DL			MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
VCORE_BOOST		VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
VCORE_BST		VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
VCORE_ILIM			MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
VCORE_REF			MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
VCORE_TON		VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
VCORE_CC		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_TIME		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_VGATE		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_GNDA	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
LTC1778	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	177			



# FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.  
 FUNC TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC\_QTY IS FOR REFERENCE AND  
 LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.  
 FUNC\_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
SCAN/TEST	JTAG ASIC TMS	TRUE		13 28	
	JTAG ASIC TDI	TRUE		13	
	JTAG ASIC TDO_TP	TRUE		13 28	
	JTAG ASIC TCK	TRUE		13 28	
	JTAG ASIC TRST L	TRUE		5	
	CPU CHKSTP_OUT L	TRUE		5	
	CPU SRESET L	TRUE		5 6 7	
	CPU HRESET L	TRUE		5 6 7	
	JTAG CPU TMS	TRUE		5 6	
	JTAG CPU TDI	TRUE		5 6	
	JTAG CPU TDO_TP	TRUE		5 6	
	JTAG CPU TCK	TRUE		5 6	
	JTAG_CPU_TRST L	TRUE		5 6	
	INT JTAG TRI	TRUE		13	
	INT_TST_MONIN_PD	TRUE		13	
	INT_TST_MONOUT_TP	TRUE		13	
	INT_TST_PLEN_PD	TRUE		13	
	INT_I2C_CLK0	TRUE		6 11 13 24	
	INT_I2C_DATA0	TRUE		6 11 13 24	
	INT_I2C_CLK1	TRUE		13 14 24 25 27	
INT_I2C_DATA1	TRUE		13 14 24 25 27		
PWR/GND	+PBUS	TRUE		40	
	+24V_PBUS	TRUE		40	
	GPU_VCORE	TRUE		19 21 40	
	1778_VFB	TRUE		21 40	
	CPU_VCORE_SLEEP	TRUE		5 6 35 40	
	VCORE_FB	TRUE		35 40	
	+1_8V_MAIN	TRUE		40	
	+2_5V_MAIN	TRUE		40	
	+5V_MAIN	TRUE	2	40 41	
	+5V_SLEEP	TRUE	2	40 41	
	+3V_MAIN	TRUE	4	24 40	
	+3V_PMU	TRUE		40	
	CARDBUS	CBUS_DET_1_L	TRUE		2000
		CBUS_DET_2_L	TRUE		2000
	DVI	TMDS_CONN_CLKN	TRUE		1000
TMDS_CONN_CLKP		TRUE		1000	
VGA_R		TRUE		1000	
VGA_G		TRUE		1000	
VGA_B		TRUE		1000	
VGA_HSYNC		TRUE		1000	
VGA_VSYNC		TRUE		1000	
DVI_DDC_CLK_UF		TRUE		1000	
DVI_DDC_DATA_UF		TRUE		1000	
DVI_HPD_UF		TRUE		1000	
+5V_DDC_SLEEP		TRUE		2000	
+5V_DDC_SLEEP		TRUE	2	2000	
+5V_DDC_SLEEP		TRUE	6	1000	
LVDS		LVDS_L0N	TRUE		1000
		LVDS_L0P	TRUE		1000
	LVDS_L1N	TRUE		1000	
	LVDS_L1P	TRUE		1000	
	LVDS_L2N	TRUE		1000	
	LVDS_L2P	TRUE		1000	
	CLKLVDS_LN	TRUE		1000	
	CLKLVDS_LP	TRUE		1000	
	LVDS_DDC_CLK	TRUE		1000	
	LVDS_DDC_DATA	TRUE		1000	
	+3V_LCD	TRUE	2	2000	
	+3V_SLEEP	TRUE	2	2000	
	+3V_SLEEP	TRUE	6	1000	
	INVERTER	+14V_INV	TRUE		2000
		+5V_INV_SW	TRUE		2000
BRIGHT_PWM		TRUE		2000	
INV_GND		TRUE		2000	
INV_GND		TRUE		2000	
S-VIDEO	TV_C	TRUE		2000	
	TV_Y	TRUE		2000	
	TV_COMP	TRUE		2000	
	TV_GND1	TRUE		2000	
	TV_GND2	TRUE		2000	
	INT_I2S0_SND_TO_DAC	TRUE		1000	
	INT_I2S0_SND_LRCLK	TRUE		1000	
	INT_I2S0_SND_MCLK	TRUE		1000	
	INT_I2S0_SND_SCLK	TRUE		1000	
	INT_I2S0_SND_FROM_ADC	TRUE		1000	
LIO	SND_HP_MUTE_L	TRUE		1000	
	SND_HP_MUTE	TRUE		1000	
	SND_HW_RESET_L	TRUE		1000	
	SND_HP_SENSE_L	TRUE		1000	
	SND_LIN_SENSE_L	TRUE		1000	
	INT_I2C_CLK2	TRUE		1000	
	INT_I2C_DATA2	TRUE		1000	
	ADAPTER_DET	TRUE		1000	
	CHARGE_LED_L	TRUE		1000	
	NEC_LUSB_OCI_UF	TRUE		1000	
	NEC_LUSB_PPON	TRUE		1000	
	+5V_MAIN	TRUE	2	2000	
	+5V_SLEEP	TRUE	2	3000	
	+3V_SLEEP	TRUE		2000	

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
USB	NEC_USB_DAM	TRUE		17 27 39
	NEC_USB_DAP	TRUE		17 27 39
	NEC_USB_DBM	TRUE		17 27 39
	NEC_USB_DBP	TRUE		17 27 39
	BT_USB_DM	TRUE		14 27 39
	BT_USB_DP	TRUE		14 27 39
	USB_TP4D_N	TRUE		14 24 39
	USB_TP4D_P	TRUE		14 24 39
	NEC_RUSB_PPON	TRUE		17 27
	NEC_RUSB_OCI_UF	TRUE		17 27
	PCI_AD<0..31>	TRUE		1000
	PCI_FRAME_L	TRUE		1000
	PCI_TRDY_L	TRUE		1000
	PCI_IRDY_L	TRUE		1000
	PCI_DEVSEL_L	TRUE		1000
	PCI_STOP_L	TRUE		1000
	PCI_PAR	TRUE		1000
	AIRPORT_PCI_REO_L	TRUE		1000
	AIRPORT_PCI_GNT_L	TRUE		1000
	AIRPORT_PCI_INT_L	TRUE		1000
MAIN_RESET_L	TRUE		1000	
CLK33M_AIRPORT	TRUE		1000	
PMU_PME_L	TRUE		1000	
ROM_ONBOARD_CS_L	TRUE		1000	
ROM_0E_L	TRUE		1000	
ROM_CS_L	TRUE		1000	
ROM_RW_L	TRUE		1000	
RF_DISABLE_L	TRUE		1000	
AIRPORT_CLKRUN_L	TRUE		1000	
+3V_AIRPORT	TRUE		2000	
+3V_AIRPORT	TRUE	6	1000	
OPTICAL	SIDE_OPTICAL_DATA<0..15>	TRUE		2000
	SIDE_OPTICAL_DMA_RQ	TRUE		2000
	SIDE_OPTICAL_READ_L	TRUE		2000
	SIDE_OPTICAL_DMAACK_L	TRUE		2000
	SIDE_OPTICAL_ADDR<0..2>	TRUE		2000
	SIDE_OPTICAL_CS0_L	TRUE		2000
	SIDE_OPTICAL_CS1_L	TRUE		2000
	SIDE_OPTICAL_RST_L	TRUE		2000
	SIDE_OPTICAL_WR_L	TRUE		2000
	SIDE_OPTICAL_IOCHRDY	TRUE		2000
	SIDE_OPTICAL_INT	TRUE		2000
	+5V_TP4D_SLEEP	TRUE		3000
	TP4D_F_TXD	TRUE		3000
	TP4D_F_RXD	TRUE		3000
	TRACKPAD	SOFT_PWR_ON_L	TRUE	
COMM_RESET_L		TRUE		4000
COMM_SHUTDOWN		TRUE		4000
COMM_RING_DET_L		TRUE		4000
COMM_TXD_L		TRUE		4000
COMM_TRXC		TRUE		4000
COMM_GPIO_L		TRUE		4000
COMM_DTR_L		TRUE		4000
COMM_RTS_L		TRUE		4000
COMM_RXD		TRUE		4000
KEYBOARD	KBD_ID	TRUE		3000
	KBD_INTL	TRUE		3000
	KBD_JIS	TRUE		3000
	KBD_CAPSLOCK_LED	TRUE		3000
	KBD_NUMLOCK_LED	TRUE		3000
	KBD_FUNCTION_L	TRUE		3000
	KBD_COMMAND_L	TRUE		3000
	KBD_OPTION_L	TRUE		3000
	KBD_CONTROL_L	TRUE		3000
	KBD_SHIFT_L	TRUE		3000
BATTERY	KBD_X<0..9>	TRUE		3000
	KBD_Y<0..7>	TRUE		3000
	+BATT_POS	TRUE	(100 MIL PROBE PREFERRED)	1000
	BATT_NEG	TRUE	(100 MIL PROBE PREFERRED)	1000
	BATT_CLK	TRUE		1000
FANS	BATT_DATA	TRUE		1000
	PMU_BATT_DET_L	TRUE		1000
	+FAN_PWR	TRUE		3000
	FAN1_TACH	TRUE		3000
	FAN2_TACH	TRUE		3000
ETHERNET	FAN1_GND	TRUE		3000
	FAN2_GND	TRUE		3000
	MDI_P<0..3>	TRUE		1000
	MDI_M<0..3>	TRUE		1000
	FIREWIRE	FW_TP00P	TRUE	
FW_TP00N		TRUE		1000
FW_TP00R		TRUE		1000
FW_TP10P		TRUE		1000
FW_TP10N		TRUE		1000

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
FIREWIRE (CONT.)	FW_TP01P	TRUE		1000
	FW_TP01N	TRUE		1000
	FW_TP11P	TRUE		1000
	FW_TP11N	TRUE		1000
	FW_VGND	TRUE		1000
DC_PWR_IN	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED)	1000
	ST7_SLEEP_LED_H	TRUE		24
LMU/ALS	PMU_SLEEP_LED	TRUE		24
	PMU_LID_CLOSED_L	TRUE		24 31
	LMU_DETECT	TRUE		24
			TRUE	6
MISC.			(100 MIL PROBE PREFERRED)	1000
	SLEEP_LED	TRUE		24
	PMU_KB_RESET_L	TRUE		24
	SLEEP	TRUE		24 27 31 34 35
	PMU_CPU_HRESET_L	TRUE		6 31
	BB_RESET_L	TRUE		6
	+3V_PMU_RESET	TRUE		31 35
	MMM_ACC_X_AXIS	TRUE		25
	MMM_ACC_Y_AXIS	TRUE		25
	MMM_ACC_Z_AXIS	TRUE		25
	MMM_ACC_SELFTEST	TRUE		25
	+BATT_ISNS_P	TRUE		25
	+PPBATT_ISNS_N	TRUE		25
	+PWR_SUPERCAP	TRUE		33
		REMOVE CONSTRAIN FOR UNUSED FUNCTIONAL TP		
+3V_HALL_EFFECT				24 40
LID_CLOSED_L				24
TMDS_DN<0..2>				20 23 39
TMDS_DP<0..2>				20 23 39

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER 051-6680 REV. B  
 SCALE NONE SHEET 41 OF 46

8

7

6

5

4

3

2

1

# REVISION HISTORY

## EVT2 RELEASE

- 08/13/04 - 1. CHANGE EXT TMD5 SWING RESISTORS TO 510 OHM (R869, R876), REMOVE SI\_RESET PULL HIGH
- 2. CHANGE RGB SIGNAL INPEDENCE (R341, R342, R346, R456, R458, R462)
- 3. ADD 2 RESISTORS (NO STUFF) BETWEEN FAN\_PWM AND FAN\_PWM\_L OF FAN1 AND FAN2
- 4. CHANGE 2 CAPS (C233, C803) TO IMPROVE FEEDBACK PROTECTION AND PBUS CURRENT LIMIT CIRCUIT
- 5. MODIFY CPU\_VCORE VID AND CPU\_VCORE SETTING

- 08/16/04 - 1. MODIFY CPU\_AVDD SETTING

- 08/20/04 - 1. ADD TRACKPAD POWER +5V\_TPAD CONTROL CIRCUIT

- 09/01/04 - 1. CHANGE ALL FONTS INTO SMALL ONES

- 09/02/04 - 1. MODIFT CPU\_VCORE VID AND CPU\_VCORE SEETING AGAIN
- 2. MODIFY CPU\_AVDD SEETING AGAIN

- 3. CHANGE INT TMD5 DAMPING RESISTERS (R760-R767) TO 0 OHM

- 09/03/04 - 1. ADD MMM CIRCUIT, ARRANGE 2 INTREPID GPIOs FOR MM\_FFIRQ\_L, MM\_SIRQ\_L AND PULL UP RESISTORS R801, R802

- 2. ADD R803 BETWEEN DP6 AND DCDC\_IN

- 3. ADD R804 AND SUPERCAP C692 ON +4\_6V\_BU

- 4. CHANGE TRACKPAD CONNECTOR J10 AND PIN OUT

- 09/06/04 - 1. ADD EMI SOLUTION L12

- 09/07/04 - 1. CHANGE TRACKPAD CONNECTOR PIN OUT

- 09/08/04 - 1. ADD BATTERY CURRENT SENSOR CIRCUIT

- 09/09/04 - 1. ADD EMI SOLUTION R816; ADD MMM RESET CIRCUIT

- 09/10/04 - 1. MODIFY FIREWIRE PORT0 POWER CIRCUIT

- 2. ADD NET FROM BATTERY CURRENT SENSOR CIRCUIT TO PMU

- 09/13/04 - 1. ADD CURRENT LIMITER R821 BETWEEN PMU(U29) AND U33

- 2. ADD PULL UP AND PULL DOWN RESISTORS FOR MMM SENSOR

## DVT RELEASE

- 09/27/04 - 1. ADD ST MMM SENSOR CIRCUIT

- 10/14/04 - 2. ADD FIREWIRE POWER PROTECT CIRCUIT

- 10/15/04 - 3. CHANGE EXT\_TMD5 TERMINAL RESISTERS AND V SWINING RESISTOR

- 10/22/04 - 4. CHANGE FAN CONTROLLER FROM ADT7460 TO ADT7467

- 11/02/04 - 5. CHANGE BBANG IC TO ATTINY2313

## PVT RELEASE

- 12/17/04 - 1. REMOVE ALL OPEN JUMPER

- 12/17/04 - 2. SCHEMATIC RELEASE FOR PRODUCTION


### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	B
SCALE	SHT	OF	
NONE	42	46	

8

7

6

5

4

3

2

1





8		7		6		5		4		3		2		1																		
*** Part Cross-Reference for the entire design ***																																
C1	CAP	5	C167	CAP	16	C235	CAP	16	C303	CAP	23	C371	CAP	29	C439	CAP	35	L57	IND	23	R61	RES	32	R229	RES	26						
C2	CAP	5	C168	CAP	16	C236	CAP	16	C304	CAP	23	C372	CAP	29	C440	CAP	35	L58	IND	30	R62	RES	32	R230	RES	26	R231	RES	13			
C3	CAP	35	C169	CAP	11	C237	CAP	14	C305	CAP	21	C373	CAP	29	C441	IND	26	L59	IND	29	R63	RES	7	R232	RES	7	R233	RES	33	R234	RES	26
C4	CAP	16	C170	CAP	16	C238	CAP	16	C306	CAP	21	C374	CAP	29	C442	IND	34	L60	IND	34	R64	RES	35	R235	RES	12	R236	RES	35	R237	RES	26
C5	CAP	16	C171	CAP	16	C239	CAP	16	C307	CAP	21	C375	CAP	29	C443	IND	34	L61	IND	34	R65	RES	35	R238	RES	12	R239	RES	26	R240	RES	12
C6	CAP	35	C172	CAP	16	C240	CAP	16	C308	CAP	19	C376	CAP	29	C444	IND	34	L62	IND	34	R66	RES	35	R241	RES	12	R242	RES	26	R243	RES	14
C7	CAP	14	C173	CAP	16	C241	CAP	16	C309	CAP	16	C377	CAP	29	C445	IND	34	L63	IND	27	R67	RES	35	R244	RES	12	R245	RES	12	R246	RES	12
C8	CAP	14	C174	CAP	11	C242	CAP	16	C310	CAP	16	C378	CAP	29	C446	IND	34	L64	IND	21	R68	RES	7	R247	RES	9	R248	RES	31	R249	RES	31
C9	CAP	5	C175	CAP	16	C243	CAP	16	C311	CAP	16	C379	CAP	29	C447	IND	34	L65	IND	36	R69	RES	35	R250	RES	14	R251	RES	26	R252	RES	12
C10	CAP	5	C176	CAP	16	C244	CAP	16	C312	CAP	16	C380	CAP	16	C448	IND	28	L66	IND	28	R70	RES	7	R253	RES	12	R254	RES	12	R255	RES	12
C11	CAP	5	C177	CAP	16	C245	CAP	16	C313	CAP	16	C381	CAP	29	C449	IND	36	L67	IND	36	R71	RES	35	R256	RES	12	R257	RES	12	R258	RES	12
C12	CAP	32	C178	CAP	16	C246	CAP	16	C314	CAP	16	C382	CAP	29	C450	IND	36	L68	IND	24	R72	RES	35	R259	RES	12	R260	RES	12	R261	RES	12
C13	CAP	35	C179	CAP	16	C247	CAP	16	C315	CAP	16	C383	CAP	29	C451	IND	36	L69	IND	27	R73	RES	32	R262	RES	12	R263	RES	13	R264	RES	12
C14	CAP	35	C180	CAP	16	C248	CAP	16	C316	CAP	16	C384	CAP	29	C452	IND	36	L70	IND	32	R74	RES	32	R265	RES	12	R266	RES	12	R267	RES	12
C15	CAP	35	C181	CAP	16	C249	CAP	16	C317	CAP	16	C385	CAP	29	C453	IND	36	L71	IND	35	R75	RES	32	R268	RES	12	R269	RES	12	R270	RES	12
C16	CAP	35	C182	CAP	16	C250	CAP	16	C318	CAP	16	C386	CAP	29	C454	IND	36	L72	IND	35	R76	RES	7	R271	RES	9	R272	RES	12	R273	RES	12
C17	CAP	5	C183	CAP	16	C251	CAP	16	C319	CAP	16	C387	CAP	29	C455	IND	36	L73	IND	23	R77	RES	32	R274	RES	12	R275	RES	12	R276	RES	12
C18	CAP	5	C184	CAP	16	C252	CAP	16	C320	CAP	16	C388	CAP	29	C456	IND	36	L74	IND	23	R78	RES	7	R277	RES	12	R278	RES	12	R279	RES	12
C19	CAP	23	C185	CAP	16	C253	CAP	16	C321	CAP	16	C389	CAP	29	C457	IND	36	L75	IND	22	R79	RES	7	R280	RES	12	R281	RES	12	R282	RES	12
C20	CAP	5	C186	CAP	16	C254	CAP	16	C322	CAP	16	C390	CAP	29	C458	IND	36	L76	IND	22	R80	RES	35	R283	RES	12	R284	RES	12	R285	RES	12
C21	CAP	35	C187	CAP	8	C255	CAP	16	C323	CAP	16	C391	CAP	29	C459	IND	36	L77	IND	22	R81	RES	35	R286	RES	12	R287	RES	12	R288	RES	12
C22	CAP	35	C188	CAP	24	C256	CAP	11	C324	CAP	11	C392	CAP	29	C460	IND	36	L78	IND	22	R82	RES	32	R289	RES	12	R290	RES	12	R291	RES	12
C23	CAP	35	C189	CAP	16	C257	CAP	16	C325	CAP	16	C393	CAP	29	C461	IND	36	L79	IND	20	R83	RES	32	R292	RES	12	R293	RES	12	R294	RES	12
C24	CAP	35	C190	CAP	12	C258	CAP	16	C326	CAP	16	C394	CAP	29	C462	IND	36	L80	IND	20	R84	RES	7	R295	RES	12	R296	RES	12	R297	RES	12
C25	CAP	5	C191	CAP	16	C259	CAP	16	C327	CAP	16	C395	CAP	29	C463	IND	36	L81	IND	20	R85	RES	7	R298	RES	12	R299	RES	12	R300	RES	12
C26	CAP	5	C192	CAP	12	C260	CAP	16	C328	CAP	16	C396	CAP	29	C464	IND	36	L82	IND	20	R86	RES	35	R301	RES	12	R302	RES	12	R303	RES	12
C27	CAP	5	C193	CAP	36	C261	CAP	16	C329	CAP	16	C397	CAP	29	C465	IND	36	L83	IND	20	R87	RES	32	R304	RES	12	R305	RES	12	R306	RES	12
C28	CAP	5	C194	CAP	16	C262	CAP	16	C330	CAP	19	C398	CAP	29	C466	IND	36	L84	IND	20	R88	RES	7	R307	RES	12	R308	RES	12	R309	RES	12
C29	CAP	5	C195	CAP	36	C263	CAP	16	C331	CAP	21	C399	CAP	29	C467	IND	36	L85	IND	20	R89	RES	5	R310	RES	12	R311	RES	12	R312	RES	12
C30	CAP	5	C196	CAP	36	C264	CAP	16	C332	CAP	21	C400	CAP	29	C468	IND	36	L86	IND	20	R90	RES	5	R313	RES	12	R314	RES	12	R315	RES	12
C31	CAP	5	C197	CAP	17	C265	CAP	16	C333	CAP	17	C401	CAP	29	C469	IND	36	L87	IND	20	R91	RES	5	R316	RES	12	R317	RES	12	R318	RES	12
C32	CAP	5	C198	CAP	24	C266	CAP	16	C334	CAP	17	C402	CAP	29	C470	IND	36	L88	IND	20	R92	RES	5	R319	RES	12	R320	RES	12	R321	RES	12
C33	CAP	5	C199	CAP	24	C267	CAP	16	C335	CAP	17	C403	CAP	29	C471	IND	36	L89	IND	20	R93	RES	5	R322	RES	12	R323	RES	12	R324	RES	12
C34	CAP	5	C200	CAP	16	C268	CAP	16	C336	CAP	17	C404	CAP	29	C472	IND	36	L90	IND	20	R94	RES	5	R325	RES	12	R326	RES	12	R327	RES	12
C35	CAP	5	C201	CAP	16	C269	CAP	16	C337	CAP	17	C405	CAP	29	C473	IND	36	L91	IND	20	R95	RES	5	R328	RES	12	R329	RES	12	R330	RES	12
C36	CAP	5	C202	CAP	16	C270	CAP	16	C338	CAP	17	C406	CAP	29	C474	IND	36	L92	IND	20	R96	RES	5	R331	RES	12	R332	RES	12	R333	RES	12
C37	CAP	5	C203	CAP	16	C271	CAP	16	C339	CAP	17	C407	CAP	29	C475	IND	36	L93	IND	20	R97	RES	5	R334	RES	12	R335	RES	12	R336	RES	12
C38	CAP	5	C204	CAP	16	C272	CAP	16	C340	CAP	17	C408	CAP	29	C476	IND	36	L94	IND	20	R98	RES	5	R337	RES	12	R338	RES	12	R339	RES	12
C39	CAP	5	C205	CAP	16	C273	CAP	16	C341	CAP	17	C409	CAP	29	C477	IND	36	L95	IND	20	R99	RES	5	R340	RES	12	R341	RES	12	R342	RES	12
C40	CAP	5	C206	CAP	16	C274	CAP	16	C342	CAP	17	C410	CAP	29	C478	IND	36	L96	IND	20	R100	RES	5	R343	RES	12	R344	RES	12	R345	RES	12
C41	CAP	5	C207	CAP	16	C275	CAP	16	C343	CAP	17	C411	CAP	29	C479	IND	36	L97	IND	20	R101	RES	5	R346	RES	12	R347	RES	12	R348	RES	12
C42	CAP	5	C208	CAP	16	C276	CAP	16	C344	CAP	17	C412	CAP	29	C480	CAP	29	L98	IND	24	R102	RES	5	R349	RES	12	R350	RES	12	R351	RES	12
C43	CAP	5	C209	CAP	16	C277	CAP	16	C345	CAP	17	C413	CAP	29	C481	CAP	29	L99	IND	24	R103	RES	5	R352	RES	12	R353	RES	12	R354	RES	12
C44	CAP	5	C210	CAP	20	C278	CAP	16	C346	CAP	17	C414	CAP	29	C482	CAP	29	L100	IND	24	R104	RES	5	R355	RES	12	R356	RES	12	R357	RES	12
C45	CAP	5	C211	CAP	12	C279	CAP	16	C347	CAP	17	C415	CAP	29	C483	CAP	29	L101	IND	24	R105	RES	5	R358	RES	12	R359	RES	12	R360	RES	12
C46	CAP	5	C212	CAP	16	C280	CAP	16	C348	CAP	17	C416	CAP	29	C484	CAP	29	L102	IND	24	R106	RES	5	R361	RES	12	R362	RES	12	R363	RES	12
C47	CAP	5	C213	CAP	16	C281	CAP	16	C349	CAP	17	C417	CAP	29	C485	CAP	29	L103	IND	24	R107	RES	5	R364	RES	12	R365	RES	12	R366	RES	12
C48	CAP	5	C214	CAP	16	C282	CAP	16	C350	CAP	17	C418	CAP	29	C486	CAP	29	L104	IND	24	R108	RES	5	R367	RES	12	R368	RES	12	R369	RES	12
C49	CAP	5	C215	CAP	16	C283	CAP	16	C351	CAP	17	C419	CAP	29	C487	CAP	29	L105	IND	24	R109	RES	5	R370	RES	12	R371	RES	12	R372	RES	12
C50	CAP	5	C216	CAP	16	C284	CAP	16	C352	CAP	17	C420	CAP	29	C488	CAP	29	L106	IND	24	R110	RES	5	R373	RES	12	R374	RES	12	R375	RES	12
C51	CAP	5	C217	CAP	16	C285</																										

