

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
G		396923	PRODUCTION RELEASED		
				DATE	DATE
				08/26/05	?

PAGE	CONTENTS	PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS	22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
2	SYSTEM BLOCK DIAGRAM	23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
3	POWER BLOCK DIAGRAM	24	MMM, BATTERY CURRENT SENSE
4	PCB NOTES AND HOLES	25	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
5	MPC7450 MAXBUS INTERFACE	26	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
6	MPC7450 DATA	27	USB 2.0
7	CPU PLL AND CONFIGURATION STRAPS	28	MARVELL GIGABIT ETHERNET PHY
8	INTREPID MAXBUS AND BOOT STRAPS	29	FIREWIRE A/B PHY
9	INTREPID MEMORY INTERFACE / BOOT ROM	30	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
10	DDR MEMORY MUXES	31	PMU (POWER MANAGEMENT UNIT)
11	200PIN DDR MEMORY SODIMM CONNECTORS	32	BATTERY CHARGER AND CONNECTOR
12	INTREPID AGP 4X/PCI	33	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
13	INTREPID ENET/FW/UATA/EIDE INTERFACES	34	3.3V / 5V SYSTEM POWER SUPPLIES
14	INTREPID GPIOs/SERIAL/USB INTERFACES/SSCG	35	CPU CORE VOLTAGE POWER SUPPLY
15	INTREPID POWER RAILS	36	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
16	INTREPID DECOUPLING	37	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
17	CARDBUS CONTROLLER (PCI1510)	38	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
18	M11 AGP & CLOCKS	39	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
19	M11 LVDS/TMDS/VGA/GPIO & GPU VCORE	40	FUNCTIONAL TEST POINTS
20	SIL178 DUAL TMDS TRANSMITTER	41	REVISION HISTORY (1 OF 1)
21	M11 ANALOG, POWER, GND	42-45	SCHEMATIC CREF AND NETLIST REPORTS


SCHEM,MLB,PB17"

08/25/2005

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG		✓
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG		✓
ATI_MEMIO_HI	✓	
ATI_MEMIO_LO		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
EXT_TMDS	✓	
INT_TMDS		✓
MMM	✓	
INT_CLK	✓	
EXT_CLK		✓

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6694	1	SCHEM,MLB,PB17	SCH1	
820-1688	1	PCBF,MLB,PB17	PCB1	
826-4393	1	LABEL,PCB,28MM X 6MM	EEE:U3Y	LABEL_R15

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SCHEM,MLB,PB17" DRAWING NUMBER 051-6694 REV. G	
		SIZE D		SHT 1 OF 45	




SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHEET		OF
NONE	2		45

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	3	45	

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.



GROUND VIAS

BOARD STACK-UP AND CONSTRUCTION


20R10 TH VIA OR VIA IN PAD

1	SIGNAL (1/3 OZ + COPPER PLATING)	ZT77, ZT81, ZT24, ZT38, ZT36, ZT27, ZT40, ZT39, ZT37, ZT28, ZT30, ZT34, ZT33, ZT43, ZT46	HOLE-VIA-20R10	ZT35, ZT50, ZT44, ZT66, ZT67, ZT52, ZT53, ZT70, ZT71, ZT78, ZT69, ZT65, ZT47, ZT45, ZT49	HOLE-VIA-20R10	ZT48, ZT56, ZT72, ZT55, ZT29, ZT74, ZT82, ZT79, ZT68, ZT60, ZT58, ZT41, ZT9, ZT7, ZT8	HOLE-VIA-20R10	ZT57, ZT1, ZT80, ZT73, ZT75, ZT63, ZT61, ZT54, ZT51, ZT42, ZT64, ZT76, ZT62, ZT59, ZT21	HOLE-VIA-20R10	ZT22, ZT25, ZT3, ZT32, ZT31, ZT26, ZT23, ZT19, ZT17, ZT15, ZT13, ZT12, ZT14, ZT18, ZT20	HOLE-VIA-20R10
---	----------------------------------	--	----------------	--	----------------	---	----------------	---	----------------	---	----------------

BOARD INFORMATION


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	NONE	SHT	OF 45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2955	1	IC,A7PM,1.67GHZ,1.28V,25W,R1.2.3	U43	CRITICAL	CPU_VCORE128_R123
337S3094	1	IC,A7PM,1.67GHZ,1.3V,25W,R1.2.3	U43	CRITICAL	CPU_VCORE13_R123
337S3131	1	IC,A7PM,1.67GHZ,1.3V,25W,R1.4	U43	CRITICAL	CPU_VCORE13_R14
337S3216	1	IC,A7PM,1.67GHZ,1.3V,25W,R1.5	U43	CRITICAL	CPU_VCORE13_R15


OMIT
 CRITICAL
U43
 1.50GHZ-1.28V
 APOLL7_PM-R1.1
 BGA
 (1 OF 3)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S9764	1	RES,97.6KOHM,1%,1/16W,0402	R283	VCORE13

MPC7447 MAXBUS
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. G
	SCALE NONE	SHEET 5	OF 45




OMIT CRITICAL
U43
 1.50GHZ-1.28V
 BGA
 (2 OF 3)
APOLL7_PM-R1.1

OMIT CRITICAL
U43
 1.50GHZ-1.28V
 BGA
 (3 OF 3)
APOLL7_PM-R1.1

BOOT BANGER E2PROM




BOOT BANGER



UNSTUFFING RA AND STUFFING RB
 WILL DISABLE THE CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1660	1	MCU, PROGRAMMED W/ BANGER	U61	BBANG
341S1661	1	I2C EPROM, PROGRAMMED W/ BANGER	U32	BBANG



BOOT BANGING SIGNAL DEFINITION


- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
- 2/ PMU_HRESET_L (3V INPUT INTO LMU)
- 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
- 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
- 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
- 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	NONE	SHT	6 OF 45

CPU PLL CONFIG CIRCUITRY




CPU FREQUENCY CONFIGURATION

APOLLO 7


MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG			
	167MHZ	133MHZ	4	0123	HEX	
0.0X	PLL OFF		0	1111	0F	
1.0X	PLL BYPASS		0	0011	03	
2.0X	333	267	0	0100	04	
3.0X	500	400	0	1000	08	
4.0X	667	533	0	1010	0A	
5.0X	833	667	0	1011	0B	
5.5X	917	733	0	1001	09	
6.0X	1000	800	0	1101	0D	
6.5X	1083	867	0	0101	05	
7.0X	1167	933	0	0010	02	
7.5X	1250	1000	0	0001	01	
8.0X	1333	1067	0	1100	0C	
8.5X	1417	1133	0	0110	06	
9.0X	1500	1200	1	0111	17	
9.5X	1583	1267	0	0111	07	
10.0X	1667	1333	1	1010	1A	
10.5X	1750	1400	1	1000	18	
11.0X	1833	1467	1	1001	19	
11.5X	1917	1533	0	0000	00	
12.0X	2000	1600	1	1011	1B	
12.5X	2083	1667	1	1111	1F	
13.0X	2167	1733	1	0101	15	
13.5X	2250	1800	0	1110	0E	
14.0X	2333	1867	1	1100	1C	
15.0X	2500	2000	1	0001	11	
16.0X	2667	2133	1	1101	1D	
17.0X	2833	2267	1	0000	10	
18.0X	3000	2400	1	0010	12	
20.0X	3333	2667	1	0011	13	
21.0X	3500	2800	1	0100	14	
24.0X	4000	3200	1	0110	16	
28.0X	4667	3733	1	1110	1E	

CPU CONFIGURATION

MAXBUS VSEL



BUSTYPE SELECT



SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	NONE	SHT	7 OF 45


INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELPCILSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT


IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS



INTREPID BOOT STRAPS







BIT 56 TO 63



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	8	45	



MODE A (2.5X) IS FOR STATIC OPERATION
 MODE C (2.0X) IS FOR CLOCK SLEW OPERATION

MaxBus output impedance

111:	28.6 ohm
011:	33.3 ohm
101:	40 ohm
001:	50 ohm
110:	66.6 ohm
010:	100 ohm
100:	200 ohm
000:	200 ohm

SHORT = 1" SHORTER THAN MATCHED LENGTH
 LONG = 1" LONGER THAN MATCHED LENGTH

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

MEM_DATA<0>	AK32	DDR_DATA_0	H35	MEM_ADDR<0>
MEM_DATA<1>	AK33	DDR_DATA_1	G35	MEM_ADDR<1>
MEM_DATA<2>	AK31	DDR_DATA_2	G36	MEM_ADDR<2>
MEM_DATA<3>	AK35	DDR_DATA_3	F36	MEM_ADDR<3>
MEM_DATA<4>	AK36	DDR_DATA_4	F35	MEM_ADDR<4>
MEM_DATA<5>	AJ32	DDR_DATA_5	E35	MEM_ADDR<5>
MEM_DATA<6>	AJ35	DDR_DATA_6	E36	MEM_ADDR<6>
MEM_DATA<7>	AJ36	DDR_DATA_7	G32	MEM_ADDR<7>
MEM_DATA<8>	AG33	DDR_DATA_8	D36	MEM_ADDR<8>
MEM_DATA<9>	AG35	DDR_DATA_9	H36	MEM_ADDR<9>
MEM_DATA<10>	AH35	DDR_DATA_10	G33	MEM_ADDR<10>
MEM_DATA<11>	AH36	DDR_DATA_11	H33	MEM_ADDR<11>
MEM_DATA<12>	AH32	DDR_DATA_12	D35	MEM_ADDR<12>
MEM_DATA<13>	AH32	DDR_DATA_13	L30	MEM_BA<0>
MEM_DATA<14>	AG32	DDR_DATA_14	M29	MEM_BA<1>
MEM_DATA<15>	AG31	DDR_DATA_15	AN34	MEM_CS_L<0>
MEM_DATA<16>	AE32	DDR_DATA_16	AN36	MEM_CS_L<1>
MEM_DATA<17>	AF35	DDR_DATA_17	AL35	MEM_CS_L<2>
MEM_DATA<18>	AF36	DDR_DATA_18	AL33	MEM_CS_L<3>
MEM_DATA<19>	AE36	DDR_DATA_19	AJ31	MEM_DQS<0>
MEM_DATA<20>	AE35	DDR_DATA_20	AH31	MEM_DQS<1>
MEM_DATA<21>	AE33	DDR_DATA_21	AD32	MEM_DQS<2>
MEM_DATA<22>	AD36	DDR_DATA_22	AB30	MEM_DQS<3>
MEM_DATA<23>	AD35	DDR_DATA_23	V30	MEM_DQS<4>
MEM_DATA<24>	AA36	DDR_DATA_24	P32	MEM_DQS<5>
MEM_DATA<25>	AA35	DDR_DATA_25	N29	MEM_DQS<6>
MEM_DATA<26>	AA33	DDR_DATA_26	L32	MEM_DQS<7>
MEM_DATA<27>	AB36	DDR_DATA_27	AJ33	MEM_DQM<0>
MEM_DATA<28>	AB35	DDR_DATA_28	AH33	MEM_DQM<1>
MEM_DATA<29>	AC36	DDR_DATA_29	AD33	MEM_DQM<2>
MEM_DATA<30>	AA32	DDR_DATA_30	AC35	MEM_DQM<3>
MEM_DATA<31>	AB33	DDR_DATA_31	T35	MEM_DQM<4>
MEM_DATA<32>	V36	DDR_DATA_32	T33	MEM_DQM<5>
MEM_DATA<33>	U33	DDR_DATA_33	N32	MEM_DQM<6>
MEM_DATA<34>	U32	DDR_DATA_34	L33	MEM_DQM<7>
MEM_DATA<35>	V35	DDR_DATA_35	L29	MEM_RAS_L
MEM_DATA<36>	T30	DDR_DATA_36	H32	MEM_CAS_L
MEM_DATA<37>	U36	DDR_DATA_37	K30	MEM_WE_L
MEM_DATA<38>	U35	DDR_DATA_38	AN35	MEM_CKE<0>
MEM_DATA<39>	T36	DDR_DATA_39	AM35	MEM_CKE<1>
MEM_DATA<40>	P33	DDR_DATA_40	AM36	MEM_CKE<2>
MEM_DATA<41>	R30	DDR_DATA_41	AL36	MEM_CKE<3>
MEM_DATA<42>	P35	DDR_DATA_42	AB32	MEM_MUXSEL_H<0>
MEM_DATA<43>	P36	DDR_DATA_43	AE29	MEM_MUXSEL_H<1>
MEM_DATA<44>	R36	DDR_DATA_44	N30	MEM_MUXSEL_L<0>
MEM_DATA<45>	R35	DDR_DATA_45	T32	MEM_MUXSEL_L<1>
MEM_DATA<46>	R33	DDR_DATA_46	Y32	SYCLK_DDRCLK_A0 UF
MEM_DATA<47>	R32	DDR_DATA_47	Y33	SYCLK_DDRCLK_A0 L UF
MEM_DATA<48>	N35	DDR_DATA_48	Y35	SYCLK_DDRCLK_A1 UF
MEM_DATA<49>	M36	DDR_DATA_49	Y36	SYCLK_DDRCLK_A1 L UF
MEM_DATA<50>	L35	DDR_DATA_50	Y30	INT_DDRCLK2_P TP
MEM_DATA<51>	M35	DDR_DATA_51	W30	INT_DDRCLK2_N TP
MEM_DATA<52>	M33	DDR_DATA_52	W32	SYCLK_DDRCLK_B0 UF
MEM_DATA<53>	L36	DDR_DATA_53	W33	SYCLK_DDRCLK_B0 L UF
MEM_DATA<54>	N33	DDR_DATA_54	V32	SYCLK_DDRCLK_B1 UF
MEM_DATA<55>	M30	DDR_DATA_55	V33	SYCLK_DDRCLK_B1 L UF
MEM_DATA<56>	J32	DDR_DATA_56	W35	INT_DDRCLK5_P TP
MEM_DATA<57>	J33	DDR_DATA_57	W36	INT_DDRCLK5_N TP
MEM_DATA<58>	J35	DDR_DATA_58	AA22	INT MEM REF_H
MEM_DATA<59>	K32	DDR_DATA_59	Y22	INT MEM VREF
MEM_DATA<60>	K33	DDR_DATA_60	T22	INT MEM VREF
MEM_DATA<61>	J36	DDR_DATA_61		
MEM_DATA<62>	K36	DDR_DATA_62		
MEM_DATA<63>	K35	DDR_DATA_63		


U45
INTREPID-REV2.1
(2 OF 9)

DDR MEMORY INTERFACE


MEM_VREF



CLOCKS
CS
CKE
ADDR
BA
CNTL




1MB BOOT ROM



Override ROM module intercepts ROM chip select

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1793	1	IC, BOOTROM, 4.9.1F3,Q41B	U17	CRITICAL	?


PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	G
	SHEET	OF	
	9	45	



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
 MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
 MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG




16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY




THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



STANDARD
SLOT "A"
FACTORY SLOT




REVERSED
SLOT "B"
CUSTOMER SLOT





DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


ADDR=0XA0 (WR) / 0XA1 (RD) ADDR=0XA2 (WR) / 0XA3 (RD)



AGP PULL-UPS/PULL DOWNS




AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)




SIMPLY PROVIDING REFERENCE TO CHIP BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE



PCI PULL-UPS




USB2 AND CBUS REQ REMAINS ON +3V_MAIN BECAUSE THESE CHIPS ARE POWERED IN SLEEP

40 26 12	AIRPORT_PCI_REQ_L	AR17	PCI_REQ_0	PCIAD_0	AM10	PCI_AD<0>	9 17 25 27 38 40
17 12	CBUS_PCI_REQ_L	AR10	PCI_REQ_1	PCIAD_1	AR8	PCI_AD<1>	9 17 25 27 38 40
27 12	USB2_PCI_REQ_L	AT17	PCI_REQ_2	PCIAD_2	AK12	PCI_AD<2>	9 17 25 27 38 40
40 28	AIRPORT_PCI_GNT_L	AT16	PCI_GNT_0	PCIAD_3	AJ8	PCI_AD<3>	9 17 25 27 38 40
17 12	CBUS_PCI_GNT_L	AN18	PCI_GNT_1	PCIAD_4	AT8	PCI_AD<4>	9 17 25 27 38 40
27 12	USB2_PCI_GNT_L	AN17	PCI_GNT_2	PCIAD_5	AN8	PCI_AD<5>	9 17 25 27 38 40
37 25	CLK33M_AIRPORT_UF	AR18	PCI_CLK0	PCIAD_6	AN11	PCI_AD<6>	9 17 25 27 38 40
37 25	CLK33M_CBUS_UF	AH18	PCI_CLK1	PCIAD_7	AK13	PCI_AD<7>	9 17 25 27 38 40
37 25	CLK33M_USB2_UF	AT18	PCI_CLK2	PCIAD_8	AR9	PCI_AD<8>	9 17 25 27 38 40
37 25	INT_PCI_FB_OUT	AM18	PCI_CLK_OUT	PCIAD_9	AR10	PCI_AD<9>	9 17 25 27 38 40
37 25	INT_PCI_FB_IN	AJ19	PCI_CLK_IN	PCIAD_10	AT9	PCI_AD<10>	9 17 25 27 38 40
38 27 25 11	PCI_PAR	AT14	PCI_PAR	PCIAD_11	AR11	PCI_AD<11>	9 17 25 27 38 40
27 25 12 11	PCI_FRAME_L	AN16	PCI_FRAME	PCIAD_12	AR12	PCI_AD<12>	9 17 25 27 38 40
27 25 12 11	PCI_TRDY_L	AT15	PCI_TRDY	PCIAD_13	AK11	PCI_AD<13>	9 17 25 27 38 40
27 25 12 11	PCI_IRDY_L	AN10	PCI_IRDY	PCIAD_14	AK12	PCI_AD<14>	9 17 25 27 38 40
27 25 12 11	PCI_STOP_L	AR15	PCI_STOP	PCIAD_15	AK11	PCI_AD<15>	9 17 25 27 38 40
27 25 12 11	PCI_DEVSEL_L	AM17	PCI_DEVSEL	PCIAD_16	AT11	PCI_AD<16>	9 17 25 27 38 40
40 38 27 25 17	PCI_CBE<0>	AR14	PCI_CBE_0	PCIAD_17	AT10	PCI_AD<17>	9 17 25 27 38 40
40 38 27 25 17	PCI_CBE<1>	AK16	PCI_CBE_1	PCIAD_18	AN13	PCI_AD<18>	9 17 25 27 38 40
40 38 27 25 17	PCI_CBE<2>	AM16	PCI_CBE_2	PCIAD_19	AM13	PCI_AD<19>	9 17 25 27 38 40
40 38 27 25 17	PCI_CBE<3>	AJ15	PCI_CBE_3	PCIAD_20	AR12	PCI_AD<20>	9 17 25 27 38 40
37 25 12 11	CLK66M_GPU_AGP_UF	AK17	ROM_OVRLY_EN	PCIAD_21	AJ11	PCI_AD<21>	9 17 25 27 38 40
12	INT_ROM_CS_L	AM9	ROM_CS	PCIAD_22	AT12	PCI_AD<22>	9 17 25 27 38 40
12	INT_ROM_OE_L	AR7	ROM_OE	PCIAD_23	AM11	PCI_AD<23>	9 17 25 27 38 40
12	INT_ROM_RW_L	AN5	ROM_WE	PCIAD_24	AR13	PCI_AD<24>	9 17 25 27 38 40
PCIAD_25				PCIAD_25	AK15	PCI_AD<25>	9 17 25 27 38 40
PCIAD_26				PCIAD_26	AK15	PCI_AD<26>	9 17 25 27 38 40
PCIAD_27				PCIAD_27	AN14	PCI_AD<27>	9 17 25 27 38 40
PCIAD_28				PCIAD_28	AT13	PCI_AD<28>	9 17 25 27 38 40
PCIAD_29				PCIAD_29	AK14	PCI_AD<29>	9 17 25 27 38 40
PCIAD_30				PCIAD_30	AN15	PCI_AD<30>	9 17 25 27 38 40
PCIAD_31				PCIAD_31	AM15	PCI_AD<31>	9 17 25 27 38 40


INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	12	45	



ENET_TXD SERIES TERMINATION



JTG_RSTN	TST_TEI_H	JTG_TDO_H	JTG_TDI_H	TST_PLEN	HANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	0	0	0	(OUTPUT)	NORMAL OPERATION
0	0	0	0	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	1	1	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0	0	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0	1	0	X(I)	ATPG IDDQ
0	1	0	1	1	X(I)	TEST TRI-STATE
0	1	1	0	0	X(I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1	0	1	X(I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1	1	X	X(I)	FUNCTIONAL TEST IDDQ


BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD	N/A	N/A	N/A
A1-RD	J20 - PG 12	N/A	N/A	N/A
A2-WR	RAM - REVERSED	N/A	N/A	N/A
A3-RD	J23 - PG 12	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-RD	N/A	N/A	J9 - PG 25	N/A
AE-WR	BOOTBANG E2PROM	N/A	N/A	N/A
AF-RD	U37 - PG 23	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	U36 - PG 23	N/A	N/A	N/A
58-WR	N/A	FAN CONTROLLER	N/A	N/A
59-RD	N/A	U3 - PG 24	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J12 - PG 24	N/A
D0-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D1-RD	N/A	U56 - PG 15	N/A	N/A
B0-WR	N/A	MMM	N/A	N/A
B1-RD	N/A	N/A	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

INT - ENET/FW/UATA EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6694 G REV. 13 OF 45



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
359S0074	359S0086	SSCG	D42	ALT FOR CY28512-2

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0090	1	XTAL,CER,LOW PROP,18.432MHz,8M,SM	Y1	CRITICAL	?

PARTS	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R100	NO_SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6694 REV. G

SCALE: NONE SHEET: 14 OF 45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0305	1	IC,ASIC,INTREPID,REV2.1,974BGA,FAST	U45	CRITICAL	?

Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	15	OF	45



Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHEET	OF	
NONE	16	45	



PC CARD/CARDBUS CONNECTOR



CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	NONE	SHT	OF
		17	45


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0214	1	IC, ATI, M11-CSP128, GRPHCLTR, 66	BGA, HYNIX U44	CRITICAL	M11_CSP128

27M OSC

(PLACE THE OSCILLATOR AND R189 AND R195 CLOSE TO ATI PIN AJ29)




S0=1;S1=M => -1.5% DOWN-SPREAD
SPREAD SPECTRUM SUPPORT




M11 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6694	REV.	G
	SCALE	NONE	SHT	18	OF	45




FOR 2.5 VDDR1
MEMVMODE0=1.8V
MEMVMODE1=GND
FOR 1.8 VDDR1
MEMVMODE0=GND
MEMVMODE1=1.8V




NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




INTERNAL TMDs SERIES TERMINATION



EXTERNAL TMDs SERIES TERMINATION



INT/EXT TMDs CLK & D<0:2> TERMINATION




INT/EXT TMDs

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
144S7501	2	RES, 75, 1%, 1/16W, 0402	R223, R831	EXT_TMDs
144S8451	12	RES, 84.5, 1%, 1/16W, 0402	R228, R231, R830, R832, R834, R837, R835, R214, R232, R836	EXT_TMDs
132S0044	4	CAP CER .001UF, 10%, 50V, 0402	C931, C932, C933, C934	EXT_TMDs

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6694	G
SCALE	SHT	OF
NONE	20	45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0828	1	IC, MAX8860, LDO, 2.77V	U8	?
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0647	353S0828	?	U8	ALT FOR 2.82V PART

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

M11 POWER

3.3V IO SUPPLY
 (Max Current varies, depends on usage)

GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

ANALOG FILTERING PLACE CLOSE TO CONNECTOR

EXTERNAL VIDEO (DVI) INTERFACE

Power key detect path when system is shutdown or asleep... NV17M during shutdown. When power key on remote device is pressed, 5V will be driven into DDC CLK. Since host falls will be low, soft power on will be driven. As host falls rise with remote device path will be disabled as well.

DVI POWER SWITCH

D

D

C










C

B

B

A

A




NOTE: Pull-down for DVI HPD provided by DVI power switch interface
NOTE: DVI HPD SHARES O68 WITH ALS BECAUSE OF BOARD REAL ESTATE

VIDEO CONNECTORS
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	NONE	SHT	OF
		22	45


MLB - ALS SENSOR

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
385-0044	385-0053		PD1	ALT FOR BS520E0F




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0856	353S0504	?	U40	ALT FOR SUPPLY PROBLEM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0091	1	XTAL,CER,LOW PROF,8.000MHZ,8X4.5MM,SMD	Y4	CRITICAL	?




LMU


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U52	CRITICAL	?




SLEEP LED




KEYBOARD PULLUPS



LMU PULL-DOWNS



Keyboard LED Driver




LMU/BOOTBANGER/SPIDEY


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHEET	OF	
NONE	23	45	

MMM



BATTERY CURRENT SENSE



MMM, BATTERY CURRENT SENSE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	NONE	SHT	24 OF 45

HARD DRIVE INTERFACE (UATA100)

EIDE SERIES TERMINATION
PLACE TERMINATORS NEAR INTREPID

WIRELESS INTERFACE

PLACE SERIES R CLOSE TO INTERPID

+3V_SLEEP +5V_HD_SLEEP

D

D

C





C

B

B





A

A



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP?

BLUETOOTH/LEFT-SIDE USB




INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	25		45

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V



SOUND BOARD (SOUSAPHONE)

MODEM

SERIAL DEBUG INTERFACE

FAN CONTROLLER

THERM ISOLATION

FAN INTERFACE

LEFT FAN (CPU)

RIGHT FAN (GPU)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0608	1	IC, ADT7460, FAN, CTRLR, 16P, QSOP	U3	ADT7460

FAN/MODEM/SOUND/SLEEP LED/DEBUG











NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6694	G
SCALE		SHT	OF
		26	45


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0087	1	XTAL,CER,LW PROF,30.0000MHZ,8X4,SMM,SMD	Y5	CRITICAL	NEC_USB

Y7 LOAD CAPACITANCE IS 16PF



8 7 6 5 4 3 2 1

D C B A



5 MIL SPACING

14

14

14

14

14

14

14

14

14

14

USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6694	G
SCALE	SHT	OF
NONE	27	45

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY



All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds







PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S0079	338S0223	?	U49	ALT FOR 88E1111-BDIE

PLACE ALL SERIES RES CLOSE TO PHY




$$V_{OUT} = 0.8V * (1 + R2EQV / R1)$$

$$R2EQV = R2A || R2B$$



Short shielded RJ-45
 CHGND1



SEE CONFIG TABLES (BELOW)

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>PHYADR[2]	PHYADR[1]	PHYADR[0]	
CONFIG<1>ENA_PAUSE	PHYADR[4]	PHYADR[3]	
CONFIG<2>ANEG[3]	ANEG[2]	ANEG[1]	
CONFIG<3>ANEG[0]	ENA_XC	DIS_125	
CONFIG<4>MODE[2]	MODE[1]	MODE[0]	
CONFIG<5>DIS_FC	DIS_SLEEP	MODE[3]	
CONFIG<6>SEL_BDT	INT_POL	75/50 OHM	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0086	1	XTAL, CER, 25MHZ, .005%, 20PF, 8X4.5MM, SMD	Y3	CRITICAL	?

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

Y3'S LOAD CAPACITANCE IS 20PF

MARVELL 88E1111
10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	28	45	



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0011	197S0052	?	G1	SIWARD ALT FOR FW OSC

DSX STRAP OPTIONS
 0 -> BILINGUAL PORT
 1 -> A-ONLY PORT

FIREWIRE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER	REV.
NONE	D 051-6694	G
SHT	OF	
29	45	



APPLE COMPUTER INC.

CAPACITOR IN CONJUNCTION WITH
 INTERNAL PULL-UP PROVIDES
 RESET PULSE WHEN PHY FIRST
 RECEIVES POWER


VCC
 G1
 98.304MHZ
 OSC
 SM-A OE
 CRITICAL
 GND

PLACE NEAR PHY


PLACE NEAR PHY

SPEC SAID TO USE 10K

CRITICAL
U29
TSB81BA3A
PQFP
 (SYM_VERR1)
SN0201029PFP



PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING, SHUTDOWN OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	STUFF R867	NO STUFF R867
SHUTDOWN (AC)	1	0	0	1	OFF	ON
SLEEP (AC)	1	0	1	1	ON	ON
RUN (AC)	0	1	1	1	ON	ON
SHUTDOWN (BATT)	1	0	0	0	OFF	OFF
SLEEP (BATT)	1	0	1	0	OFF	OFF
RUN (BATT)	0	1	1	0	ON	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	(PULL-DOWN RESISTOR)	(PULL-DOWN RESISTOR)

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING B AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

FIREWIRE PORTS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1707	1	IC,PMU,100PIN,LQFP	U33	

CPU VCORE HI_OC/PMU AP should have a pull-up to +5V MAIN or +3V SLEEP, which will act as our pull-down since both are off during PMU reset. (PMU_AP)

Pin	Signal	Pin	Signal
86	P00_D0	36	PMU ACK L
85	P01_D1	35	PMU CLK
84	P02_D2	34	PMU FROM INT
83	P03_D3	33	PMU TO INT
82	P04_D4	32	PMU REQ L
81	P05_D5	31	PMU LID CLOSED L
80	P06_D6	30	PMU RESET BUTTON L
79	P07_D7	29	PMU NMI BUTTON L
78	PMU NUMLOCK LED L	28	TPAD RXD
77	PMU CAPSLOCK LED L	27	TPAD TXD
76	CHARGE LED L	26	SYSTEM CLK EN
75	PMU POWER UP L	25	CPU CLK EN
74	PMU SELECT	24	PMU CHRG V
73	SOFT_PWR_ON L	23	PMU CHRG BATT 0
72	COMM_RING_DET L	22	NC (CHARGE_I)
71	INT_WATCHDOG L	21	NC
70	KBD X<0>	20	PMU SLEEP LED L
69	KBD X<1>	19	CPU SMI L
68	KBD X<2>	18	POWER VALID
67	KBD X<3>	17	PMU PME L
66	KBD X<4>	16	INT_PEND_PROC_INT
65	KBD X<5>	15	PMU NMI L
64	KBD X<6>	14	INT_PROC_SLEEP_REQ L
63	KBD X<7>	13	NC
62	KBD X<8>	12	PMU BATT0_DET L
61	KBD X<9>	11	PMU BATT1_DET_L_PU
60	IO_RESET L	10	NC
59	KBD COMMAND L	9	INT_PROC_SLEEP_REQ L
58	KBD CONTROL L	8	PMU POWERUP_OK
57	KBD SHIFT L	7	SYS_BATT_ISNS1
56	KBD CONTROL L	6	PMU_OOPS
55	KBD SHIFT L	5	THERM_I_OC
54	KBD OPTION L	4	PMU AC IN
53	KBD FUNCTION L	3	PMU AC DFT
52	PMU INT L	2	SYS_BATT_ISNS2
51	KBD ID	1	PMU_I2C_CLK
50	CPU_PIL_STOP_OC	0	PMU_I2C_DATA
49	NC		PMU_SMB_CLK
48	SLEEP		PMU_SMB_DATA
47	INT_SUSPEND_ACK L		PMU_I2C_DATA
46	INT_SUSPEND_REQ L		PMU_I2C_CLK
45	INT_SUSPEND_REQ L		PMU_I2C_DATA
44	PMU_CUSTOM_RESET L		PMU_I2C_CLK
43	PMU_CUSTOM_RESET L		PMU_I2C_DATA
42	PMU_CUSTOM_RESET L		PMU_I2C_CLK
41	PMU_CUSTOM_RESET L		PMU_I2C_DATA
40	PMU_CUSTOM_RESET L		PMU_I2C_CLK
39	PMU_CUSTOM_RESET L		PMU_I2C_DATA
38	PMU_CUSTOM_RESET L		PMU_I2C_CLK
37	PMU_CUSTOM_RESET L		PMU_I2C_DATA
36	PMU_CUSTOM_RESET L		PMU_I2C_CLK
35	PMU_CUSTOM_RESET L		PMU_I2C_DATA
34	PMU_CUSTOM_RESET L		PMU_I2C_CLK
33	PMU_CUSTOM_RESET L		PMU_I2C_DATA
32	PMU_CUSTOM_RESET L		PMU_I2C_CLK
31	PMU_CUSTOM_RESET L		PMU_I2C_DATA
30	PMU_CUSTOM_RESET L		PMU_I2C_CLK
29	PMU_CUSTOM_RESET L		PMU_I2C_DATA
28	PMU_CUSTOM_RESET L		PMU_I2C_CLK
27	PMU_CUSTOM_RESET L		PMU_I2C_DATA
26	PMU_CUSTOM_RESET L		PMU_I2C_CLK
25	PMU_CUSTOM_RESET L		PMU_I2C_DATA
24	PMU_CUSTOM_RESET L		PMU_I2C_CLK
23	PMU_CUSTOM_RESET L		PMU_I2C_DATA
22	PMU_CUSTOM_RESET L		PMU_I2C_CLK
21	PMU_CUSTOM_RESET L		PMU_I2C_DATA
20	PMU_CUSTOM_RESET L		PMU_I2C_CLK
19	PMU_CUSTOM_RESET L		PMU_I2C_DATA
18	PMU_CUSTOM_RESET L		PMU_I2C_CLK
17	PMU_CUSTOM_RESET L		PMU_I2C_DATA
16	PMU_CUSTOM_RESET L		PMU_I2C_CLK
15	PMU_CUSTOM_RESET L		PMU_I2C_DATA
14	PMU_CUSTOM_RESET L		PMU_I2C_CLK
13	PMU_CUSTOM_RESET L		PMU_I2C_DATA
12	PMU_CUSTOM_RESET L		PMU_I2C_CLK
11	PMU_CUSTOM_RESET L		PMU_I2C_DATA
10	PMU_CUSTOM_RESET L		PMU_I2C_CLK
9	PMU_CUSTOM_RESET L		PMU_I2C_DATA
8	PMU_CUSTOM_RESET L		PMU_I2C_CLK
7	PMU_CUSTOM_RESET L		PMU_I2C_DATA
6	PMU_CUSTOM_RESET L		PMU_I2C_CLK
5	PMU_CUSTOM_RESET L		PMU_I2C_DATA
4	PMU_CUSTOM_RESET L		PMU_I2C_CLK
3	PMU_CUSTOM_RESET L		PMU_I2C_DATA
2	PMU_CUSTOM_RESET L		PMU_I2C_CLK
1	PMU_CUSTOM_RESET L		PMU_I2C_DATA

PMU RESET CIRCUIT




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0088	1	XTAL,10.0000MHZ,.013,12PF,8X4.5MM,SMD	Y6	CRITICAL	?

Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V 2.066V	1.65V 2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V 2.661V	2.31V 2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V 0.663V	0.33V 0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V- 3.28V	2.97V 3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

Y7'S LOAD CAPACITANCE IS 12.5PF

A29 DETECT CIRCUIT



PMU

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)
CRITICAL

DC INRUSH LIMITER

PLACE U23 NEXT TO R460
U23 SENSE VOLTAGE DROP ACROSS R460

1MSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT

+BATT

D

C

B


A

D

C

B

A



BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

$$V_{BATT} = CELLS \times (4.096 + (0.4096 \frac{R_{REFIN}}{V}))$$

For 4.15V cells, VCTL = 0.123 REFIN
For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048/R_{ICTL}) * (V_{REFIN}/V)$$

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	32	45	

D

D

C



C

B

B

A

A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S3575	1	RES, MF, 1/16W/357K OHM, 1%, 0402, SMD	R521	?	SUPERCAP

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	G
		SHT	OF
		33	45

3.3V/5V MAIN SUPPLY

+24V_PBUS



5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
 3V START TO TURN ON ~25MS AFTER DCDC_EN_L
 DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

THERE'S NO 10UF INPUT CAP
 BECAUSE Q21 IS PLACED AT
 OUTPUT OF +3V_MAIN SWITCHER

THIS SIGNAL IS OPEN COLLECTOR TO GND WHEN POWER IS NOT GOOD
 220PF IS USED TO QUIET NOISE ON PGOOD ONCE INTERNAL OPEN DRAIN IS DISENGAGED

DCDC_EN TRUTH TABLE

PMU_POWER_UP	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4.6V_BU	+3V_PMU	VOLTAGE

+5V_SLEEP LOADS

- 1) OPTICAL DRIVE
- 2) DVI
- 3) TRACKPAD
- 4) FANS
- 5) FIREWIRE PHY

SLEEP LEVEL SHIFTER (3V -> 5V)

+3V_SLEEP LOADS

- 1) CPU PLL Config Control
- 2) INTREPID - IIC AND PCI PULL-UPS
- 3) MAP31 - 3V RAIL (IF USING D3COLL)
- 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
- 5) LVDS DDC PULL-UPS
- 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
- 7) SOUND BOARD
- 8) BOOT BANGER
- 9) HARD DRIVE (IF USING 3V LOGIC)
- 10) WIRELESS (IF POWERING OFF IN SLEEP)
- 11) PMU - IIC Pull-ups
- 12) PCI PULL-UPS

3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

VCORE POWER SEQUENCING


CPU core follows CPU I/O voltage (approx. 7ms delay)

D



C

B

A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S0242	1	IND,PWR,1.0UH,20,20.5A,SMD	L36	CRITICAL	



Keep trace fat (40-100 mils) and short!!

Keep trace fat and short!!

Keep trace fat and short!!

Keep trace fat and short!!

PLACE THIS SHORT AT PIN OF 1000uF CAP CLOSEST TO CPU

OUTPUT VOLTAGE

V _{DAC}	D3	D2	D1	D0
2.00	1	2	7	5
1.95	1	2	7	4
1.90	1	2	7	3
1.85	1	2	7	2
1.80	1	2	7	1
1.75	1	2	6	0
1.70	1	2	5	0
1.65	1	2	4	0
1.60	1	2	3	0
1.55	1	2	2	0
1.50	1	2	1	0
1.45	1	1	0	1
1.40	1	0	0	1
1.35	0	1	0	1
1.30	0	0	1	0
NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	0	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
 When A/B_ is low (slow): <=1K-ohm -> 0
 >=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, VB = V

GROUND SENSE VOLTAGE DIVIDER

This allows for an offset to the ground sense to adjust the output voltage.
 $V_{REF} = 2.0V$ WITH A 0.85 SCALE FACTOR, HENCE $V_{OFFSET} = 1.7V * (R1/(R1+R2))$ AND $V_{CORE} = V_{DAC} + V_{OFFSET}$.


NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S4023	1	RES,4.02KOHM,1%,1/16W,0402,LF	R321	VCORE13
114S2433	1	RES,2.43KOHM,1%,1/16W,0402,LF	R809	VCORE13

FMAX CONNECTOR

M-ST-SM-52465-1217




VCORE SUPPLY


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6694	G
SCALE		SHT	OF
NONE		35	45

1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	D	051-6694	G
SCALE	NONE	SHT 36	OF 45

REVISION HISTORY

12/11/03

- 1) IMPORTED Q41 PRODUCTION RELEASE SCHEMATIC
- 2) CHANGED CPU (U43) TO A7PM
- 3) CHANGED PLL CONFIG STEERING FOR NEW CPU
- 4) CHANGED U44 TO 180MHZ 54 SYMBOL
- 5) ADDED CPU AVDD LDO (U6)
- 6) ADDED R284 AND R604 TO ADD OPTION FOR PD_L OF U42 (CLOCK CHIP) TO BE DRIVEN BY JTAG_ASIC_TDO FROM INTREPID
- 7) ADDED R608 TO DISCONNECT INT_GP100 FROM OC_FSEL
- 8) CHANGED JTAG_ASIC_TDO TP TO JTAG_ASIC_TDO AND MOVED IT TO INTREPID'S TDO
- 9) CHANGED JTAG_ASIC_TDI TO CONNECT TO ETHERNET PHY'S TDI

12/15/03

- 10) CHANGED PIN 4 (DCDC_EN) ON J11 TO NEC_RIGHT_USBOVERCURRENT
- 11) CHANGED PIN 11 OF J11 TO NC

12/16/03

- 12) ADDED R633 AS PULLUP ON JTAG_ASIC_TDI
- 13) CHANGED CPU_TEMP_DM TO CPU_THERM_DM
- 14) CHANGED CPU_TEMP_DP TO CPU_THERM_DP
- 15) CHANGED GPU_THERM_DP TO GPU_THERM_DP_TP
- 16) CHANGED GPU_THERM_DM TO GPU_THERM_DM_TP
- 19) FIXED MISSED CONNECTION WITH MAXBUS_SLEEP TO CPU

12/17/03

- 18) CHANGED R657 (EXTPLL_SDNV POL BOOT STRAP) TO NO STUFF AND REMOVED NO STUFF FROM R153
- 19) UPDATE DIFF NET SPECIFYING TYPE PROPERTY ON POWER SUPPLY SENSE AND THERMAL DIODE DIFF PAIRS
- 20) CHANGED FIREWIRE_OSCILLATOR (G1) TO NEW PREFERRED SUNNY PART

12/18/03

- 21) CHANGED MAX VIA COUNT ON ALL AGP STB NETS TO 5 TO CLEAR DRCS

** RELEASED FOR EVT **

2/10/04

- 22) REMOVED XW11 - JUMPER ON 1.8V SWITCHER OUTPUT
- 23) CHANGED R657 TO STUFFE AND R153 TO NO STUFF
- 24) CHANGED CPU PLL CONFIG TO 9X HIGH AND 5X LOW

** RELEASED FOR DVT **

3/24/04

- 25) REMOVED ALTERNATE BOM OPTION FROM ALTERNATE ETHERNET CRYSTALS

3/29/04

- 26) ADDED ALTERNATE FOR Q41A REV 1.1.1 CPU (U43)
- 27) ADDED ALTERNATES FOR 129MS AND 64MS A16 W11S
- 28) CHANGED TMS SERIES RPAKS TO 0 OHMS (RP57,RP27,RP32,RP28)
- 29) ADDED ALTERNATE FOR ALS OP-AMP (U40)

** RELEASED TO REV A **

- 30) CHANGED TMS TERMINATION R,C AND LS TO PRODUCTION VALUES

** RELEASED TO REV A UNDER NEW PART NUMBER **

09/17/2004

- 1) GPU_DVOD<0..12> NETNAME CHANGE TO GPU_DVOD<0..23>
- 2) D8 FROM 1N5227B CHANGE TO BZXB4C2V7LT1
- 3) R751 VALUE FROM 10K OHM CHANGE TO 604 OHM
- 4) ADD C935 (0.1UF)
- 5) ADD R867 (0 OHM) FOR IPOD ACTION
- 6) PMU PIN74 NETNAME FROM NC TO PMU_SELECT
- 7) ADD R868 (10K OHM; NO_STUFF) PULL UP TO +3V_PMU
- 8) ADD R869 (10K OHM) PULL DOWN TO GND
- 9) PMU PIN 91 NETNAME FROM NC TO SYS_BATT_ISNS2
- 10) ADD R870 (0 OHM) SYS_BATT_ISNS2 LINK TO SYS_BATT_ISNS
- 11) ADD U51 (INA138)
- 12) ADD R852 (0.010 OHM), R853 (150K OHM) AND R857 (49.9 OHM)
- 13) ADD C917 (0.1UF) AND C925 (10UF)
- 14) ADD DESCRIPTION FOR MMM_I2C_BUS
- 15) MMM_I2C_BUS LINK TO INTREPID: INT_I2C_CLK1 AND INT_I2C_DATA1
- 16) CHANGE NETNAME FROM INT_EXTINT11_PU TO MMM_FFIRQ_L
- 17) CHANGE NETNAME FROM INT_EXTINT12_PU TO MMM_SIRQ_L
- 18) ADD R863 (10K OHM) AND R864 (10K OHM) FOR MMM_FFIRQ_L & MMM_SIRQ_L PULL UP TO +3V_MAIN
- 19) ADD U53 (16F818) AND U5 (KXM52)
- 20) ADD R845 (0 OHM), R846 (0 OHM; NO_STUFF), R847 (10K OHM; NO_STUFF), R848 (10K OHM; NO_STUFF)
- 21) ADD R849 (10K OHM), R850 (10K OHM; NO_STUFF), R851 (0 OHM), R854 (10K OHM), R856 (10K OHM)
- 22) ADD R860 (0 OHM), R858 (0 OHM), R859 (0 OHM), R855 (10K OHM), R861 (10K OHM), R862 (10K OHM; NO_STUFF)
- 23) ADD C936 (0.1UF), C918 (0.1UF), C919 (0.1UF), C921 (0.0047UF), C923 (0.0047UF), C926 (0.0047UF), C927 (0.1UF)
- 24) DEL RP44 (100K OHM) AND ADD R874 (100K OHM), R875 (100K OHM) AND R873 (100K OHM)
- 25) ADD R872 (10K OHM) FOR AUDIO_LO_MUTE_L
- 26) ADD R871 (100 OHM) AND SUPERCAP C937 (N20P80; 5.5V; ELEC; 0.33F)
- 27) J21 PIN12 NETNAME FROM NC CHANGE TO THERM_L_OC
- 28) J21 PIN10 NETNAME FROM NC CHANGE TO INT_I2C_DATA1
- 29) J21 PIN11 NETNAME FROM NC CHANGE TO INT_I2C_CLK1
- 30) C592 VALUE FROM 0.001UF CHANGE TO 0.01UF (20%, 50V, 0603)
- 31) U59 FROM MP1518DJ CHANGE TO MM3120
- 32) L11 CHANGE TO 152S0235 (22UH; 3.8*3.8*1.5MM)
- 33) DEL D31
- 34) R202 VALUE FROM 5.23 OHM CHANGE TO 25.5 OHM
- 35) C79 VALUE FROM 2.2UF CHANGE TO 1UF
- 36) ADD Q70 (SI3443), Q34 (2N7002)
- 37) ADD R866 (100K OHM), R865 (4.7 OHM), C929 (0.022UF)

09/20/2004

- 1) ADD R877 (10K OHM)
- 2) ADD R876 (470K OHM; NO_STUFF)

09/21/2004

- 1) ADD R878 AND R879 (0 OHM; NO_STUFF) [ADD A 0-OHM RESISTOR TO BY-PASS THE N-FET ON EACH FAN]

09/22/2004

- 1) R822 (680 OHM CHANGE TO 510 OHM) AND R826 (680 OHM CHANGE TO 510 OHM)

09/23/2004

- 1) ADD NC NETNAME AT U59 PIN6 AND PIN9
- 2) CHANGE R465 CAP SIZE FROM 0603 TO 0805
- 3) BOM OPTION FROM NO STUFF CHANGE TO SUPERCAP

09/24/2004

- 1) CHANGE R465 FROM MF 1/16W TO FF 1/10W
- 2) ADD R880 AND R871 (0 OHM; BOM_OPTION; FOR SUPERCAP AND BACKUP BATTERY SWITCH)
- 3) ADD U60 (LIS3L02AQ; ST SENSOR)
- 4) ADD R881 (10K OHM), R882 (10K OHM), R883 (10K OHM)
- 5) ADD C937 (0.1UF, 10V, 20%, 0402)
- 6) ADD BOM_OPTION (KIONIX_ACCEL AND ST_ACCEL)

10/04/2004

- 1) CHANGE TEST POINT FUNC_TEST=NO FOR FUNC_TP_WRONG_SIDE.LOG
- 2) ADD NO_TEST=YES FOR NOTP.LOG (MMM_PIC_AN2_PD, MMM_PIC_AN3_PU)

10/05/2004

- 1) ADD R850 (0 OHM)

10/15/2004

- 1) REPLACE BOOT BANGER EEPROM U32 WITH 32KX M24256B FUNC_TP_WRONG_SIDE.LOG

12/16/2004

- 1) SCHEMATIC RELEASE FOR PRODUCTION

04/27/2005 REV.E

- 1) ADD LEAD FREE PHOTO SENSOR (385-0053)
- 2) ADD 337S3094 AND 337S3131

06/20/2005 REV.F

- 1) ADD LEAD FREE PHOTO SENSOR (385-0053)

08/25/2005 REV.G

- 1) ADDED 337S3216 (1C, A7PM, R1.5, 1.67GHZ, 1.3V, 25W) AS OPTION
- 2) REPLACED 341S1561 (BOOTROM 4.91.F1) WITH 341S1793 (BOOTROM 4.9.1.F3)
- 3) ADDED LABEL WITH BEE:U3Y

REVISION HISTORY (1 OF 1)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6694	G
SCALE	SHT	OF
NONE	41	45

Table with 2 columns: Component Name and Value. Includes components like *_MARRVEL, *_ADP, *_SLEEP, *_MAIN, *_PORT, *_CPU, *_GPU, *_MIDI, *_AUDIO, *_SERIAL, *_I2C, *_SPI, *_CAN, *_USB, *_ETH, *_UART, *_I2C, *_SPI, *_CAN, *_USB, *_ETH, *_UART.

Table with 2 columns: Component Name and Value. Includes components like *_SLEEP, *_MAIN, *_PORT, *_CPU, *_GPU, *_MIDI, *_AUDIO, *_SERIAL, *_I2C, *_SPI, *_CAN, *_USB, *_ETH, *_UART.

Table with 2 columns: Component Name and Value. Includes components like *_SLEEP, *_MAIN, *_PORT, *_CPU, *_GPU, *_MIDI, *_AUDIO, *_SERIAL, *_I2C, *_SPI, *_CAN, *_USB, *_ETH, *_UART.

Table with 2 columns: Component Name and Value. Includes components like *_SLEEP, *_MAIN, *_PORT, *_CPU, *_GPU, *_MIDI, *_AUDIO, *_SERIAL, *_I2C, *_SPI, *_CAN, *_USB, *_ETH, *_UART.

Table with 2 columns: Component Name and Value. Includes components like *_SLEEP, *_MAIN, *_PORT, *_CPU, *_GPU, *_MIDI, *_AUDIO, *_SERIAL, *_I2C, *_SPI, *_CAN, *_USB, *_ETH, *_UART.

Table with 2 columns: Component Name and Value. Includes components like *_SLEEP, *_MAIN, *_PORT, *_CPU, *_GPU, *_MIDI, *_AUDIO, *_SERIAL, *_I2C, *_SPI, *_CAN, *_USB, *_ETH, *_UART.

Table with 2 columns: Component Name and Value. Includes components like *_SLEEP, *_MAIN, *_PORT, *_CPU, *_GPU, *_MIDI, *_AUDIO, *_SERIAL, *_I2C, *_SPI, *_CAN, *_USB, *_ETH, *_UART.

Table with 2 columns: Component Name and Value. Includes components like *_SLEEP, *_MAIN, *_PORT, *_CPU, *_GPU, *_MIDI, *_AUDIO, *_SERIAL, *_I2C, *_SPI, *_CAN, *_USB, *_ETH, *_UART.

Table with 2 columns: Component Name and Value. Includes components like *_SLEEP, *_MAIN, *_PORT, *_CPU, *_GPU, *_MIDI, *_AUDIO, *_SERIAL, *_I2C, *_SPI, *_CAN, *_USB, *_ETH, *_UART.

