

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
C		358886	PRODUCTION RELEASED	01/07/05	?

PAGE	CONTENTS	PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS	22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
2	SYSTEM BLOCK DIAGRAM	23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
3	POWER BLOCK DIAGRAM	24	MMM, BATTERY CURRENT SENSE
4	PCB NOTES AND HOLES	25	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
5	MPC7450 MAXBUS INTERFACE	26	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
6	MPC7450 DATA	27	USB 2.0
7	CPU PLL AND CONFIGURATION STRAPS	28	MARVELL GIGABIT ETHERNET PHY
8	INTREPID MAXBUS AND BOOT STRAPS	29	FIREWIRE A/B PHY
9	INTREPID MEMORY INTERFACE / BOOT ROM	30	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
10	DDR MEMORY MUXES	31	PMU (POWER MANAGEMENT UNIT)
11	200PIN DDR MEMORY SODIMM CONNECTORS	32	BATTERY CHARGER AND CONNECTOR
12	INTREPID AGP 4X/PCI	33	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
13	INTREPID ENET/FW/UATA/EIDE INTERFACES	34	3.3V / 5V SYSTEM POWER SUPPLIES
14	INTREPID GPIOs/SERIAL/USB INTERFACES/SSCG	35	CPU CORE VOLTAGE POWER SUPPLY
15	INTREPID POWER RAILS	36	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
16	INTREPID DECOUPLING	37	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
17	CARDBUS CONTROLLER (PCI1510)	38	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
18	M11 AGP & CLOCKS	39	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
19	M11 LVDS/TMDS/VGA/GPIO & GPU VCORE	40	FUNCTIONAL TEST POINTS
20	SIL178 DUAL TMDS TRANSMITTER	41	REVISION HISTORY (1 OF 1)
21	M11 ANALOG, POWER, GND	42-45	SCHEMATIC CREF AND NETLIST REPORTS

SCHEM,MLB,PB17"

01/07/2005

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG		✓
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG		✓
ATI_MEMIO_HI	✓	
ATI_MEMIO_LO		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
EXT_TMDS	✓	
INT_TMDS		✓
MMM	✓	
INT_CLK	✓	
EXT_CLK		✓


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6694	1	SCHEM,MLB,PB17	SCH1	
820-1688	1	PCBF,MLB,PB17	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
xx : _____	_____	DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
x.xx : _____	_____	ENG APPD	MFG APPD		
x.xxx : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		SCHEM,MLB,PB17"	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-6694 REV. C
				SHT 1 OF 45	

D
C
B
A

D
C
B
A

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	OF
		3	45

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.



GROUND VIAS

BOARD STACK-UP AND CONSTRUCTION


20R10 TH VIA OR VIA IN PAD

1	SIGNAL (1/3 OZ + COPPER PLATING)	ZT77 HOLE-VIA-20R10	ZT35 HOLE-VIA-20R10	ZT48 HOLE-VIA-20R10	ZT57 HOLE-VIA-20R10	ZT22 HOLE-VIA-20R10
2	PREPREG (3MIL) GROUND (1/2 OZ)	ZT81 HOLE-VIA-20R10	ZT50 HOLE-VIA-20R10	ZT56 HOLE-VIA-20R10	ZT1 HOLE-VIA-20R10	ZT25 HOLE-VIA-20R10
3	LAMINATE (4MIL) SIGNAL (1/2 OZ)	ZT24 HOLE-VIA-20R10	ZT44 HOLE-VIA-20R10	ZT72 HOLE-VIA-20R10	ZT80 HOLE-VIA-20R10	ZT3 HOLE-VIA-20R10
4	PREPREG (3MIL) SIGNAL (1/2 OZ)	ZT38 HOLE-VIA-20R10	ZT66 HOLE-VIA-20R10	ZT55 HOLE-VIA-20R10	ZT73 HOLE-VIA-20R10	ZT32 HOLE-VIA-20R10
5	LAMINATE (4MIL) GROUND (1/2 OZ)	ZT36 HOLE-VIA-20R10	ZT67 HOLE-VIA-20R10	ZT29 HOLE-VIA-20R10	ZT75 HOLE-VIA-20R10	ZT31 HOLE-VIA-20R10
6	PREPREG (2MIL) CUT POWER PLANE (1 OZ)	ZT27 HOLE-VIA-20R10	ZT52 HOLE-VIA-20R10	ZT74 HOLE-VIA-20R10	ZT63 HOLE-VIA-20R10	ZT26 HOLE-VIA-20R10
7	LAMINATE (3MIL) CUT POWER PLANE (1 OZ)	ZT40 HOLE-VIA-20R10	ZT53 HOLE-VIA-20R10	ZT82 HOLE-VIA-20R10	ZT61 HOLE-VIA-20R10	ZT23 HOLE-VIA-20R10
8	PREPREG (2MIL) GROUND (1/2 OZ)	ZT39 HOLE-VIA-20R10	ZT70 HOLE-VIA-20R10	ZT79 HOLE-VIA-20R10	ZT54 HOLE-VIA-20R10	ZT19 HOLE-VIA-20R10
9	LAMINATE (4MIL) SIGNAL (1/2 OZ)	ZT37 HOLE-VIA-20R10	ZT71 HOLE-VIA-20R10	ZT68 HOLE-VIA-20R10	ZT51 HOLE-VIA-20R10	ZT17 HOLE-VIA-20R10
10	PREPREG (3MIL) SIGNAL (1/2 OZ)	ZT28 HOLE-VIA-20R10	ZT78 HOLE-VIA-20R10	ZT60 HOLE-VIA-20R10	ZT42 HOLE-VIA-20R10	ZT15 HOLE-VIA-20R10
11	LAMINATE (4MIL) GROUND (1/2 OZ)	ZT30 HOLE-VIA-20R10	ZT69 HOLE-VIA-20R10	ZT58 HOLE-VIA-20R10	ZT64 HOLE-VIA-20R10	ZT13 HOLE-VIA-20R10
12	PREPREG (3MIL) SIGNAL (1/3 OZ + COPPER PLATING)	ZT34 HOLE-VIA-20R10	ZT65 HOLE-VIA-20R10	ZT41 HOLE-VIA-20R10	ZT76 HOLE-VIA-20R10	ZT12 HOLE-VIA-20R10
		ZT33 HOLE-VIA-20R10	ZT47 HOLE-VIA-20R10	ZT9 HOLE-VIA-20R10	ZT62 HOLE-VIA-20R10	ZT14 HOLE-VIA-20R10
		ZT43 HOLE-VIA-20R10	ZT45 HOLE-VIA-20R10	ZT7 HOLE-VIA-20R10	ZT59 HOLE-VIA-20R10	ZT18 HOLE-VIA-20R10
		ZT46 HOLE-VIA-20R10	ZT49 HOLE-VIA-20R10	ZT8 HOLE-VIA-20R10	ZT21 HOLE-VIA-20R10	ZT20 HOLE-VIA-20R10

BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	4 OF 45



MPC7447 MAXBUS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




OMIT CRITICAL
U43
 1.50GHZ-1.28V
 BGA
 (2 OF 3)
APOLL7_PM-R1.1

OMIT CRITICAL
U43
 1.50GHZ-1.28V
 BGA
 (3 OF 3)
APOLL7_PM-R1.1

BOOT BANGER E2PROM




BOOT BANGER



UNSTUFFING RA AND STUFFING RB
 WILL DISABLE THE CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1660	1	MCU, PROGRAMMED W/ BANGER	U61	BBANG
341S1661	1	I2C EEPROM, PROGRAMMED W/ BANGER	U32	BBANG



BOOT BANGING SIGNAL DEFINITION


- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
- 2/ PMU_HRESET_L (3V INPUT INTO LMU)
- 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
- 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
- 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
- 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

MPC7447/BBANG

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	6	45	


CPU PLL CONFIG CIRCUITRY



STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X


CPU CONFIGURATION

MAXBUS VSEL



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L
NEED TO CHARACTERIZE

BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL_L (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG			
	167MHZ	133MHZ	4	0123	HEX	
0.0X	PLL OFF		0	1111	0F	
1.0X	PLL BYPASS		0	0011	03	
2.0X	333	267	0	0100	04	
3.0X	500	400	0	1000	08	
4.0X	667	533	0	1010	0A	
5.0X	833	667	0	1011	0B	
5.5X	917	733	0	1001	09	
6.0X	1000	800	0	1101	0D	
6.5X	1083	867	0	0101	05	
7.0X	1167	933	0	0010	02	
7.5X	1250	1000	0	0001	01	
8.0X	1333	1067	0	1100	0C	
8.5X	1417	1133	0	0110	06	
9.0X	1500	1200	1	0111	17	
9.5X	1583	1267	0	0111	07	
10.0X	1667	1333	1	1010	1A	
10.5X	1750	1400	1	1000	18	
11.0X	1833	1467	1	1001	19	
11.5X	1917	1533	0	0000	00	
12.0X	2000	1600	1	1011	1B	
12.5X	2083	1667	1	1111	1F	
13.0X	2167	1733	1	0101	15	
13.5X	2250	1800	0	1110	0E	
14.0X	2333	1867	1	1100	1C	
15.0X	2500	2000	1	0001	11	
16.0X	2667	2133	1	1101	1D	
17.0X	2833	2267	1	0000	10	
18.0X	3000	2400	1	0010	12	
20.0X	3333	2667	1	0011	13	
21.0X	3500	2800	1	0100	14	
24.0X	4000	3200	1	0110	16	
28.0X	4667	3733	1	1110	1E	

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	7 OF 45


INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELPCILSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT


IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS



INTREPID BOOT STRAPS






BIT 56 TO 63



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	8	OF 45



FB BUFFER HAS 50 OHM OUTPUT IMPEDANCE

Vin = Intrepid Vcore (1.5V)
 Vout = MaxBus rail (1.8V)

INT CPUFB IN J24
 INT CPUFB OUT H16
 SYSCLK LA TP G8
 CPU CLK EN AH9
 INTREPID ACS REF H13
 SYSCLK CPU UP J15
 CPU TREN A31

LONG = 1" LONGER THAN MATCHED LENGTH
 SHORT = 1" SHORTER THAN MATCHED LENGTH

D

C

B

A

D

C

B

A

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS



PINS ARE SWAPABLE FOR RPAKS

MEM_DATA<0>	AK32	DDR_DATA_0	H35	MEM_ADDR<0>
MEM_DATA<1>	AK33	DDR_DATA_1	G35	MEM_ADDR<1>
MEM_DATA<2>	AK31	DDR_DATA_2	G36	MEM_ADDR<2>
MEM_DATA<3>	AK35	DDR_DATA_3	F36	MEM_ADDR<3>
MEM_DATA<4>	AK36	DDR_DATA_4	F35	MEM_ADDR<4>
MEM_DATA<5>	AJ32	DDR_DATA_5	E35	MEM_ADDR<5>
MEM_DATA<6>	AJ35	DDR_DATA_6	E36	MEM_ADDR<6>
MEM_DATA<7>	AJ36	DDR_DATA_7	G32	MEM_ADDR<7>
MEM_DATA<8>	AG33	DDR_DATA_8	D36	MEM_ADDR<8>
MEM_DATA<9>	AG35	DDR_DATA_9	H36	MEM_ADDR<9>
MEM_DATA<10>	AH35	DDR_DATA_10	G33	MEM_ADDR<10>
MEM_DATA<11>	AH36	DDR_DATA_11	H33	MEM_ADDR<11>
MEM_DATA<12>	AH32	DDR_DATA_12	D35	MEM_ADDR<12>
MEM_DATA<13>	AH32	DDR_DATA_13	L30	MEM_BA<0>
MEM_DATA<14>	AG32	DDR_DATA_14	M29	MEM_BA<1>
MEM_DATA<15>	AG31	DDR_DATA_15	AN34	MEM_CS_L<0>
MEM_DATA<16>	AE32	DDR_DATA_16	AN36	MEM_CS_L<1>
MEM_DATA<17>	AF35	DDR_DATA_17	AL35	MEM_CS_L<2>
MEM_DATA<18>	AF36	DDR_DATA_18	AL33	MEM_CS_L<3>
MEM_DATA<19>	AE36	DDR_DATA_19	AJ31	MEM_DQS<0>
MEM_DATA<20>	AE35	DDR_DATA_20	AH31	MEM_DQS<1>
MEM_DATA<21>	AE33	DDR_DATA_21	AD32	MEM_DQS<2>
MEM_DATA<22>	AD36	DDR_DATA_22	AB30	MEM_DQS<3>
MEM_DATA<23>	AD35	DDR_DATA_23	V30	MEM_DQS<4>
MEM_DATA<24>	AA36	DDR_DATA_24	P32	MEM_DQS<5>
MEM_DATA<25>	AA35	DDR_DATA_25	N29	MEM_DQS<6>
MEM_DATA<26>	AA33	DDR_DATA_26	L32	MEM_DQS<7>
MEM_DATA<27>	AB36	DDR_DATA_27	AJ33	MEM_DQM<0>
MEM_DATA<28>	AB35	DDR_DATA_28	AH33	MEM_DQM<1>
MEM_DATA<29>	AC36	DDR_DATA_29	AD33	MEM_DQM<2>
MEM_DATA<30>	AA32	DDR_DATA_30	AC35	MEM_DQM<3>
MEM_DATA<31>	AB33	DDR_DATA_31	T35	MEM_DQM<4>
MEM_DATA<32>	V36	DDR_DATA_32	T33	MEM_DQM<5>
MEM_DATA<33>	U32	DDR_DATA_33	N32	MEM_DQM<6>
MEM_DATA<34>	U32	DDR_DATA_34	L33	MEM_DQM<7>
MEM_DATA<35>	V35	DDR_DATA_35	L29	MEM_RAS_L
MEM_DATA<36>	T30	DDR_DATA_36	H32	MEM_CAS_L
MEM_DATA<37>	U36	DDR_DATA_37	K30	MEM_WE_L
MEM_DATA<38>	U35	DDR_DATA_38	AN35	MEM_CKE<0>
MEM_DATA<39>	T36	DDR_DATA_39	AM35	MEM_CKE<1>
MEM_DATA<40>	P33	DDR_DATA_40	AM36	MEM_CKE<2>
MEM_DATA<41>	R30	DDR_DATA_41	AL36	MEM_CKE<3>
MEM_DATA<42>	P35	DDR_DATA_42	AB32	MEM_MUXSEL_H<0>
MEM_DATA<43>	P36	DDR_DATA_43	AE29	MEM_MUXSEL_H<1>
MEM_DATA<44>	R36	DDR_DATA_44	N30	MEM_MUXSEL_L<0>
MEM_DATA<45>	R35	DDR_DATA_45	T32	MEM_MUXSEL_L<1>
MEM_DATA<46>	R33	DDR_DATA_46	Y32	SYCLK_DDRCLK_A0 UF
MEM_DATA<47>	R32	DDR_DATA_47	Y33	SYCLK_DDRCLK_A0 L UF
MEM_DATA<48>	N35	DDR_DATA_48	Y35	SYCLK_DDRCLK_A1 UF
MEM_DATA<49>	M36	DDR_DATA_49	Y36	SYCLK_DDRCLK_A1 L UF
MEM_DATA<50>	L35	DDR_DATA_50	Y30	INT_DDRCLK2 P TP
MEM_DATA<51>	M35	DDR_DATA_51	W30	INT_DDRCLK2 N TP
MEM_DATA<52>	M33	DDR_DATA_52	W32	SYCLK_DDRCLK_B0 UF
MEM_DATA<53>	L36	DDR_DATA_53	W33	SYCLK_DDRCLK_B0 L UF
MEM_DATA<54>	N33	DDR_DATA_54	V32	SYCLK_DDRCLK_B1 UF
MEM_DATA<55>	M30	DDR_DATA_55	V32	SYCLK_DDRCLK_B1 L UF
MEM_DATA<56>	J32	DDR_DATA_56	W35	INT_DDRCLK5 P TP
MEM_DATA<57>	J33	DDR_DATA_57	W36	INT_DDRCLK5 N TP
MEM_DATA<58>	J35	DDR_DATA_58	AA22	INT MEM REF_H
MEM_DATA<59>	K32	DDR_DATA_59	Y22	INT MEM VREF
MEM_DATA<60>	K33	DDR_DATA_60	T22	INT MEM VREF
MEM_DATA<61>	J36	DDR_DATA_61		
MEM_DATA<62>	K36	DDR_DATA_62		
MEM_DATA<63>	K35	DDR_DATA_63		


U45
INTREPID-REV2.1
(2 OF 9)

DDR MEMORY INTERFACE


MEM_VREF



CLOCKS
CS
CKE
ADDR
BA
CNTL




1MB BOOT ROM



OVERVERRIDE ROM MODULE INTERCEPTS ROM CHIP SELECT

PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1556	1	IC, BOOTROM, Q41B	U17	CRITICAL	?

INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	C
	SHEET	OF	
	9	45	



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
 MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
 MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG







16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	10 OF 45




DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

REVERSED
 SLOT "B"
 CUSTOMER SLOT

STANDARD
 SLOT "A"
 FACTORY SLOT

ADDR=0XA0 (WR) / 0XA1 (RD) ADDR=0XA2 (WR) / 0XA3 (RD)



AGP PULL-UPS/PULL DOWNS

PCI PULL-UPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE

AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)

USB2 AND CBUS REQ REMAINS ON +3V_MAIN BECAUSE THESE CHIPS ARE POWERED IN SLEEP

SIMPLY PROVIDING REFERENCE TO CHIP BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

NOTE: Designs using AGP slot should use 52-ohm a resistor here.

Need divider for 3.3V SLEW RATE


AGP_FB_CLK IS ROUTED THE SAME LENGTH AS CLK66M_GPU_AGP

INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	12 OF 45



OMIT
CRITICAL
U45
INTREPID-REV2
BGA
(5 OF 9)

UATA100

UDMA - STOP
UDMA - HOSTDMARDY/HSTROBE
UDMA - DEVICEDMARDY/DSTROBE


CARDSLOT

IDE

CS_WAIT IS AN INPUT

NOT USING CARDSLOT INTERFACE

ENET_TXD SERIES TERMINATION



JTG_RSTN	TST_TEI	JTG_TDO	JTG_TDI	TST_PLEN	HANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL_TESTSEL5 (INPUT)	1(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0(I)	0(I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0(I)	1(I)	0	X(I)	ATPG IDDQ
0	1	0(I)	1(I)	1	X(I)	TEST TRI-STATE
0	1	1(I)	0(I)	0	X(I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1(I)	0(I)	1	X(I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1(I)	1(I)	X	X(I)	FUNCTIONAL TEST IDDQ


BUS	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD	N/A	N/A	N/A
A1-RD	J20 - PG 12	N/A	N/A	N/A
A2-WR	RAM - REVERSED	N/A	N/A	N/A
A3-RD	J23 - PG 12	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-RD	N/A	N/A	J9 - PG 25	N/A
AE-WR	BOOTBANG E2PROM	N/A	N/A	N/A
AF-RD	U37 - PG 23	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	U36 - PG 23	N/A	N/A	N/A
58-WR	N/A	FAN CONTROLLER	N/A	N/A
59-RD	N/A	U3 - PG 24	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J12 - PG 24	N/A
D0-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D1-RD	N/A	U56 - PG 15	N/A	N/A
B0-WR	N/A	MMM	N/A	N/A
B1-RD	N/A	N/A	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

INT - ENET/FW/UATA
EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6694 C SCALE: NONE SHT: 13 OF 45



CRYSTAL LOAD CAPACITANCE IS 16PF

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
359S0074	359S0086	?	U42	ALT FOR NEW SCREEN

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0090	1	XTAL, CER, LOW PROF, 18, 432MHz, 8X4, 5MM, SMD	Y1	CRITICAL	?

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES, METAL FILM, 10 K OHM, 5, 1/16W, 0402, SM	R100	NO_SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6694 REV. C

SCALE: NONE SHEET: 14 OF: 45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0305	1	IC,ASIC,INTREPID,REV2.1,974BGA,FAST	U45	CRITICAL	?

Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	c
SCALE	SHT	OF	
NONE	15	45	




Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	16	45	



PC CARD/CARDBUS CONNECTOR



CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. C
	SCALE NONE	SHEET 17	OF 45


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0214	1	IC, ATI, M11-CSP128, GRPCHTLR, 66	BGA, HYNIX U44	CRITICAL	M11_CSP128

27M OSC

(PLACE THE OSCILLATOR AND R189 AND R195 CLOSE TO ATI PIN AJ29)




S0=1;S1=M => -1.5% DOWN-SPREAD
SPREAD SPECTRUM SUPPORT



M11 AGP INTERFACE


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6694	REV.	C
	SCALE	NONE	SHT	18	OF	45




FOR 2.5 VDDR1
MEMVMODE0=1.8V
MEMVMODE1=GND


FOR 1.8 VDDR1
MEMVMODE0=GND
MEMVMODE1=1.8V




INTERNAL TMDs SERIES TERMINATION



EXTERNAL TMDs SERIES TERMINATION



INT/EXT TMDs CLK & D<0:2> TERMINATION



INT/EXT TMDs


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
14S7501	2	RES, 75, 1%, 1/16W, 0402	R223, R831	EXT_TMDs
14S8451	12	RES, 84.5, 1%, 1/16W, 0402	R228, R231, R830, R832, R834, R835, R836, R837, R838, R839, R840, R841, R842, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900	EXT_TMDs
13S0044	4	CAP CER .001UF, 10%, 50V, 0402	C933, C934	EXT_TMDs

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6694 C REV. C

SCALE: NONE SHEET: 20 OF 45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0828	1	IC, MAX8860, LDO, 2.77V	U8	?
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
353S0647	353S0828	?	U8	ALT FOR 2.82V PART

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	21	45	

GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

ANALOG FILTERING PLACE CLOSE TO CONNECTOR

EXTERNAL VIDEO (DVI) INTERFACE

Power key detect path when system is shutdown or asleep... NV17M during shutdown... power key on remote device is pressed... will be low... As host rails rise with remote device path will be disabled as well.

DVI POWER SWITCH

D

C

D








C

B

A



B

A



NOTE: Pull-down for DVI_HPD provided by DVI power switch interface
NOTE: DVI_HPD SHARES Q68 WITH ALS BECAUSE OF BOARD REAL ESTATE

NEED PULL-DOWN BECAUSE THIS SIGNAL IS TRISTATED INITIALLY




VIDEO CONNECTORS
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6694 C	REV.	
SCALE	NONE	SHT	22	OF	45



APPLE COMPUTER INC.

MLB - ALS SENSOR




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0856	353S0504	?	U40	ALT FOR SUPPLY PROBLEM


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0091	1	XTAL,CER,LOW PROF,8.000MHZ,8X4.5MM,SMD	Y4	CRITICAL	?

LMU


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U52	CRITICAL	?




SLEEP LED




KEYBOARD PULLUPS




LMU PULL-DOWNS



USB Trackpad Connector



Keyboard LED Driver




LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHEET	OF	
NONE	23	OF	45

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID




WIRELESS INTERFACE




OPTICAL DRIVE INTERFACE (EIDE)




PLACE SERIES R CLOSE TO INTERPID




PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP?



BLUETOOTH/LEFT-SIDE USB




INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHEET	OF	
NONE	25		45

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V



SOUND BOARD (SOUSAPHONE)

MODEM

SERIAL DEBUG INTERFACE

FAN CONTROLLER

THERM ISOLATION

FAN INTERFACE

LEFT FAN (CPU)

RIGHT FAN (GPU)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0608	1	IC, ADT7460, FAN, CTRLR, 16P, QSOP	U3	ADT7460

FAN/MODEM/SOUND/SLEEP LED/DEBUG

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6694	C
SCALE		SHT	OF
		26	45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0087	1	XTAL,CER,LW PROF,30.0000MHZ,8X4	SMM,SMD Y5	CRITICAL	NEC_USB

Y7 LOAD CAPACITANCE IS 16PF



Low/Full/High Speed (External)
CRITICAL
NEC_USB
U39
NEC_UPD720101_USB2
FBGA

- LEFT PORT OC11 B12 NEC_OCI<1> 27
- RIGHT PORT OC12 B11 NEC_OCI<2> 27
- OC13 B10 NEC_OCI<3> 27
- OC14 A10 NEC_OCI<4> 27
- OC15 B9 NEC_OCI<5> 27
- OUT_PPON1 C12 NEC_LEFT_USB_PWREN
- OUT_PPON2 A11 NEC_RIGHT_USB_PWREN
- OUT_PPON3 C11 NEC_PPON3_TP
- OUT_PPON4 C10 NEC_PPON4_TP
- OUT_PPON5 A9 NEC_PPON5_TP
- NC1 P6 NEC_NC1_TP
- NC2 M6 NEC_NC2_TP
- IPD_NTEST1 M8 NTEST1_TP
- IPD_SMC M7 SMC_TP
- IPD_TEB N7 TEB_TP 40
- IPD_AMC P7 NEC_AMC_TP
- IPD_TEST L8 TEST_TP 40
- NANDTEST M10 NEC_NANDTESTEN_TP
- SRCLK M9 SRCLK_TP 40
- SRDTA N9 NEC_NANDTESTOUT_TP
- P9 SRMOD_TP 40
- AVSS(R) N11 NEC_AVSS_F 27
- AVSS M6 NEC_AVSS_F 27
- IPD_NTEST1 M8 NTEST1_TP
- IPD_SMC M7 SMC_TP
- IPD_TEB N7 TEB_TP 40
- IPD_AMC P7 NEC_AMC_TP
- IPD_TEST L8 TEST_TP 40
- NANDTEST M10 NEC_NANDTESTEN_TP
- SRCLK M9 SRCLK_TP 40
- SRDTA N9 NEC_NANDTESTOUT_TP
- P9 SRMOD_TP 40
- AVSS(R) N11 NEC_AVSS_F 27
- AVSS M6 NEC_AVSS_F 27

NEED PULL-UP RESISTORS IN CASE USB 1.0 IS USED FOR PORT POWER

PLACE NEAR J3
SUTRO CONNECTOR

PLACE NEAR J12

BUBBA CONNECTOR

USB 2.0


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	45
NONE	27		

USB_DAM	USB_DA	5 MIL SPACING	14
USB_DAP	USB_DA	5 MIL SPACING	14
USB_DCM	USB_DC	5 MIL SPACING	14
USB_DCP	USB_DC	5 MIL SPACING	14
USB_D1M	USB_D1	5 MIL SPACING	14 27
USB_D1P	USB_D1	5 MIL SPACING	14 27
USB_D2M	USB_D2	5 MIL SPACING	14
USB_D2P	USB_D2	5 MIL SPACING	14

SERR_L AND PERR_L
HAS DEDICATED PULL-UP
FOR BOTH CBUS AND USB2
+3V_MAIN



Series Rpaks required to
facilitate NAND-tree testing




Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible









Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
338S0223	338S0079		U49	88E1111 B1



PLACE ALL SERIES RES CLOSE TO PHY



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0086	1	XTAL, CER, 25MHZ, .005%, 20PF, 8X4.5MM, SMD	Y3	CRITICAL	?

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0> PHYADR[2]	PHYADR[1]	PHYADR[0]	
CONFIG<1> ENA_PAUSE	PHYADR[4]	PHYADR[3]	
CONFIG<2> ANEG[3]	ANEG[2]	ANEG[1]	
CONFIG<3> ANEG[0]	ENA_XC	DIS_125	
CONFIG<4> MODE[2]	MODE[1]	MODE[0]	
CONFIG<5> DIS_FC	DIS_SLEEP	MODE[3]	
CONFIG<6> SEL_BDT	INT_POL	75/50 OHM	

MARVELL 88E1111
 10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	28	45	




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1707	1	IC,PMU,100PIN,LQFP	U33	

CPU VCORE HI_OC/PMU AP should have a pull-up to +3V coming out of reset. MIB will have a pull-up to +5V MAIN or +3V SLEEP, which will act as our pull-down since both are off during PMU reset.

Pin	Signal	Pin	Signal
86	P00_D0	7	PMU INT L
85	P01_D1	8	PMU INT NMI
84	KBD Y<1>	9	PMU EPM
83	KBD Y<2>	10	INT PU RESET L
82	KBD Y<3>	11	PMU CPU HRESET L
81	KBD Y<4>	12	PMU ACK L
80	KBD Y<5>	13	PMU CLK
79	KBD Y<6>	14	PMU FROM INT
78	KBD Y<7>	15	PMU TO INT
77	PMU NUMLOCK LED L	16	PMU REQ L
76	PMU CAPSLOCK LED L	17	PMU LID CLOSED L
75	CHARGE LED L	18	PMU RESET BUTTON L
74	PMU POWER UP L	19	PMU NMI BUTTON L
73	PMU SELECT	20	PMU NMI L
72	SOFT_PWR_ON L	21	PMU SMB_DATA
71	COMM_RING_DET L	22	PMU SMB_CLK
70	INT_WATCHDOG L	23	PMU I2C_DATA
69	KBD X<0>	24	PMU I2C_CLK
68	KBD X<1>	25	PMU I2C_DET L
67	KBD X<2>	26	PMU I2C_DET PU
66	KBD X<3>	27	TPAD_RXD
65	KBD X<4>	28	TPAD_TXD
64	KBD X<5>	29	POWER_VALID
63	KBD X<6>	30	PMU PME L
62	KBD X<7>	31	PMU PME L
61	KBD X<8>	32	PMU LID_CLOSED L
60	KBD X<9>	33	PMU OOPS
59	P30_A8_D7	34	INT_PU_RESET L
58	P31_A9	35	INT_PU_RESET L
57	P32_A10	36	INT_PU_RESET L
56	P33_A11	37	INT_PU_RESET L
55	P34_A12	38	INT_PU_RESET L
54	P35_A13	39	INT_PU_RESET L
53	P36_A14	40	INT_PU_RESET L
52	P37_A15	41	INT_PU_RESET L
51	P40_A16	42	INT_PU_RESET L
50	P41_A17	43	INT_PU_RESET L
49	P42_A18	44	INT_PU_RESET L
48	P43_A19	45	INT_PU_RESET L
47	P44_CS0	46	INT_PU_RESET L
46	P45_CS1	47	INT_PU_RESET L
45	P46_CS2	48	INT_PU_RESET L
44	P47_CS3	49	INT_PU_RESET L
43	BYTE	50	INT_PU_RESET L
42	XOUT	51	INT_PU_RESET L
41	XIN	52	INT_PU_RESET L
40	RESET	53	INT_PU_RESET L
39	VREF	54	INT_PU_RESET L
38	CNVSS	55	INT_PU_RESET L
37		56	INT_PU_RESET L
36		57	INT_PU_RESET L
35		58	INT_PU_RESET L
34		59	INT_PU_RESET L
33		60	INT_PU_RESET L
32		61	INT_PU_RESET L
31		62	INT_PU_RESET L
30		63	INT_PU_RESET L
29		64	INT_PU_RESET L
28		65	INT_PU_RESET L
27		66	INT_PU_RESET L
26		67	INT_PU_RESET L
25		68	INT_PU_RESET L
24		69	INT_PU_RESET L
23		70	INT_PU_RESET L
22		71	INT_PU_RESET L
21		72	INT_PU_RESET L
20		73	INT_PU_RESET L
19		74	INT_PU_RESET L
18		75	INT_PU_RESET L
17		76	INT_PU_RESET L
16		77	INT_PU_RESET L
15		78	INT_PU_RESET L
14		79	INT_PU_RESET L
13		80	INT_PU_RESET L
12		81	INT_PU_RESET L
11		82	INT_PU_RESET L
10		83	INT_PU_RESET L
9		84	INT_PU_RESET L
8		85	INT_PU_RESET L
7		86	INT_PU_RESET L

PMU RESET CIRCUIT
+3V_PMU




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0088	1	XTAL,10.0000MHZ,.013,12PF,8X4.5MM,SMD	Y6	CRITICAL	?

Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V 2.066V	1.65V 2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V 2.661V	2.31V 2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V 0.663V	0.33V 0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V- 3.28V	2.97V 3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

Y7'S LOAD CAPACITANCE IS 12.5PF

A29 DETECT CIRCUIT



PMU

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE NONE	SHEET 31	DRAWING NUMBER 051-6694	REV. C
	OF 45			


DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)
CRITICAL



DC INRUSH LIMITER


PLACE U23 NEXT TO R460
U23 SENSE VOLTAGE DROP ACROSS R460



GREATER THAN 13.5V DETECT

1MSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT




WHEN AC IS IN, P-CHANNEL FETS ARE QUICKLY (DIODE) TURNED OFF
WHEN AC IS NOT PLUGGED, P-CHANNEL FETS ARE ON
RC TIME IS 480K*10UF @ +3V_PMU

+3V_PMU SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES


SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE
CHARGE THROTTLED BY LOW BATTERY VOLTAGE



$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times \frac{R_{REFIN}}{V}))$$

For 4.15V cells, VCTL = 0.123 RREFIN
For 4.20V cells, VCTL = 0.245 RREFIN
$$I_{CHG} = (0.2048/R_{ICTL}) \times (V_{REFIN}/V)$$



BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	32	45	

D

C

B


A

D

C

B


A



12.8V PBUS SUPPLY

+24V_PBUS
PBUS HOLD-UP CAPS

BACKUP BATTERY / USB CONNECTOR
BOOTSTRAP SYSTEM FROM
ADAPTER OR BATTERY
PMU SUPPLY



12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S3575	1	RES,MF,1/16W/357K OHM,1%,402,SMD	R521	?	SUPERCAP

APPLE COMPUTER INC.

SCALE	DRAWING NUMBER	REV.
NONE	D 051-6694	C
	SHT	OF
	33	45

3.3V/5V MAIN SUPPLY

+24V_PBUS



5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
 3V START TO TURN ON ~25MS AFTER DCDC_EN_L
 DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V_MAIN SWITCHER

DCDC_EN TRUTH TABLE

PMU_POWER_UP	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4_6V_BU	+3V_PMU	VOLTAGE

- +5V_SLEEP LOADS
- 1) OPTICAL DRIVE
 - 2) DVI
 - 3) TRACKPAD
 - 4) FANS
 - 5) FIREWIRE PHY

- +3V_SLEEP LOADS
- 1) CPU PLL Config Control
 - 2) INTREPID - IIC AND PCI PULL-UPS
 - 3) MAP31 - 3V RAIL (IF USING D3COLL)
 - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
 - 5) LVDS DDC PULL-UPS
 - 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
 - 7) SOUND BOARD
 - 8) BOOT BANGER
 - 9) HARD DRIVE (IF USING 3V LOGIC)
 - 10) WIRELESS (IF POWERING OFF IN SLEEP)
 - 11) PMU - IIC Pull-ups
 - 12) PCI PULL-UPS


3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)


+5V_MAIN




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S0242	1	IND,PWR,1.0UH,20,20.5A,SMD	L36	CRITICAL	




Keep trace fat (40-100 mils) and short!!



Keep trace fat and short!!



Connect MAX1717 GND pin 13 to GND at bottom-side FET



Keep trace fat and short!!

MAX1717 VID CAN TAKE 3.3V TO 5.5V INPUTS

OUTPUT VOLTAGE

V _{DAC}	D3	D2	D1	D0
2.00	1.275	0	0	0
1.95	1.250	0	0	1
1.90	1.225	0	0	1
1.85	1.200	0	1	1
1.80	1.175	0	1	0
1.75	1.150	0	1	0
1.70	1.125	0	1	1
1.65	1.100	0	1	1
1.60	1.075	1	0	0
1.55	1.050	1	0	1
1.50	1.025	1	0	1
1.45	1.000	1	0	1
1.40	0.975	1	1	0
1.35	0.950	1	1	0
1.30	0.925	1	1	0
NO CPU	NO CPU	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
 When A/B_ is low (slow): <=1K-ohm -> 0
 >=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V_B = V

GROUND SENSE VOLTAGE DIVIDER

This allows for an offset to the ground sense to adjust the output voltage.
 $V_{REF} = 2.0V$ WITH A 0.85 SCALE FACTOR, HENCE $V_{OFFSET} = 1.7V * (R1/(R1+R2))$ AND $V_{CORE} = V_{DAC} + V_{OFFSET}$.


NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

1.67GHZ 1.320V -> 0.990V (CPU SPEC: 1.280V -> 0.980V)

FMAX CONNECTOR

M-ST-SM-52465-1217




VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694 C	
SCALE	SHEET	OF	
NONE	35	45	

1.5V/2.5V SWITCHER



+1_5V_SLEEP LOADS
 1) AGP I/O IF USING D3COLD
 2) MAXBUS I/O IF 1.5V INTERFACE

+1_5V_MAIN LOADS
 1) INTREPID CORE
 2) AGP I/O IF USING D3HOT


+2_5V_MAIN LOADS
 1) MAP31 - FBCORE/FBIO IF USING D3HOT
 2) GIGABIT ETHERNET - AVDDL
 3) DDR SODIMMS - CORE/IO
 4) DDR MUXES
 5) CLOCK SLEWING I/O
 6) PCI1510 CORE

+2_5V_SLEEP LOADS
 1) FBCORE/FBIO IF USING D3COLD
 2) INTREPID MEMORY I/O

CHANGE R424 BACK TO 10K, 1%, AND STUFF 5.11K FOR 1.5V OPERATION
 CONNECTING 1_5V_FB TO GND, FORCES 1.8V OUTPUT

1.8V SWITCHER

+1_8V_MAIN LOADS
 1) INTREPID PLLS



+1_8V_SLEEP LOADS
 1) MPC7450 - MAXBUS I/O - IF 1.8V INTERFACE
 2) CPU JTAG & MaxBus Pull-ups
 3) CPU PLL Config Straps
 4) OPTIONAL VIDEO MEMORY (M10 PRO ONLY)

1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	36	45	

POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
MAIN/SLEEP	+24V PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+1.5V SLEEP VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
BATTERY CHARGER	+BATT POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	BATT NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772 DCIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772 LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT 14V FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT 24V FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772 LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	1772 DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	1772 GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	PMU	+ADAPTER ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10
+ADAPTER OR BATT		VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
+4.85V RAW		VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
+4.6V BU		VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
+4.85V ESR		VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
MISC HD	+3V PMU ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+3V PMU AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
TRACKPAD	+5V MAIN CONN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
HALL EFFECT	+3V HALL EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
VIDEO	+12.8V INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V INV_UP_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V DDC SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+5V DDC SLEEP UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+3V LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10
	+3V LCD SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	KB LED	KBLED ANODE	VOLTAGE=0V	MIN_LINE_WIDTH=10
KBLED RETURN		VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
FAN GND	FANL_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	FANR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
SOUND	+5V SOUND SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	SND_AGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=15
I/O AREA	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=6 GND			
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 CHGND1			
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 CHGND2			
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 CHGND3			
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 CHGND4			
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 CHGND5			
I/O AREA	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 CHGND6			
	ENET_CTAP_CHGND VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12			

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	DDR VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+2.5V INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V INTREPID USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V INTREPID PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.5V INTREPID PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V INTREPID PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V INTREPID PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5
	+1.5V INTREPID PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5
	+1.5V INTREPID PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V INTREPID PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V INTREPID PLL8	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	REFERENCE	INT MEM VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10
INT AGP VREF		VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
INT MEM REF_H		VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
CARBUS	UIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	+VCC CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
ATI M11	+VPP CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
88E1111	+GPU MEM	VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	+3V GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V GPU FLT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU MEM IO	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU MEM IO FLT	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+GPU MEMCORE	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V GPU PNLIO	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.8V ATI PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.5V AGP GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.5V GPU VDD15	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.8V GPU PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.8V GPU VDD1	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	GPU_VCORE_VDDCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
FW	+2.5V GPU AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.8V GPU AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.8V GPU PNLPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.8V GPU PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+GPU MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+1.8V GPU AVDDO	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+1.8V GPU MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+3V ATI OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+3V ATI SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+GPU VDD15 UF	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+2.5V SLEEP NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+3V SLEEP NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+1.5V AGP NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+1.8V PVDD NECK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	GPU_VCORE NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
GPU_VDD15 NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+2.5V SLEEP NECK2	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V SLEEP NECK	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.5V SLEEP NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+2.5V GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
SILICON	PP3V3_SI_PVCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0
	PP3V3_SI_AVCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0
	PP3V3_SI_VCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0
IMIAE	PP3V3_SI_PVCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0
	PP3V3_SI_AVCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0
	PP3V3_SI_VCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0
INTREPID SSCG	+2.5V MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
	+1.0V MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
	LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
	LM2594_IN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V FW ESD_ILIM	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V FW ESD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+FW FUSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+FW SW	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+FW_PWR_OR	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+FW_VP0	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+FW_PWR_PORTA	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+FW_VP1	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+3V FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V FW UF	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+3V FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
+3V FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V FW_PLLVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V FW_PLL400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V FW_PLL500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
FW_TPOOR	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V CG_PLL_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8	
+2.5V CG_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8	

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	1625_VSW	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
LTC3707 5V SWITCHER	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
3V SWITCHER	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
MAX1715 2.5V SWITCHER	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=19	MIN_NECK_WIDTH=10	
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=19	MIN_NECK_WIDTH=10	
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
1.5V SWITCHER	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=19	MIN_NECK_WIDTH=10	
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=19	MIN_NECK_WIDTH=10	
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
CONTROL	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	2.5V_ILIM	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	2.5V_ILIM	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	MAX1715_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	MAX1715_SKIP	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	MAX1717	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
		VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
		VCORE_DH	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
		VCORE_DL	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
		VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=19	MIN_NECK_WIDTH=10
		VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=19	MIN_NECK_WIDTH=10
VCORE_ILIM		VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_REF		VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_TON		VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_CC		VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_FB		VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_TIME		VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_VGATE		VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_GND		VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=15	
VCORE_GNDNSNS		VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6		
VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6		
LTC1778	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=19	MIN_NECK_WIDTH=10	
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=19	MIN_NECK	

FUNCTIONAL TEST POINTS

8	7	6	5	4	3	2	1
FUNC_TEST=YES JTAG_ASIC_TMS 13 28	FUNC_TEST=YES TMDS_CONN_CLKP 22 38	FUNC_TEST=YES TV_C 22	FUNC_TEST=YES PCI_AD<7> 9 12 17 25 27 38	FUNC_TEST=YES PCI_PAR 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_CS0_L 25 38	FUNC_TEST=YES +5V_INV_SW 22 39	FUNC_TEST=YES +5V_INV_SW 22 39
FUNC_TEST=YES JTAG_ASIC_TDI 28	FUNC_TEST=YES VGA_R 22	FUNC_TEST=YES TV_Y 22	FUNC_TEST=YES PCI_AD<8> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<0> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_CS1_L 25 38	FUNC_TEST=YES KBD_Y<0> 31	FUNC_TEST=YES LEFT_USB_DM 25 27 38
FUNC_TEST=YES JTAG_ASIC_TDO 13 14	FUNC_TEST=YES VGA_G 22	FUNC_TEST=YES TV_COMP 22	FUNC_TEST=YES PCI_AD<9> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<1> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_RST_L 25 38	FUNC_TEST=YES KBD_Y<1> 31	FUNC_TEST=YES LEFT_USB_DP 25 27 38
FUNC_TEST=YES JTAG_ASIC_TCK 13 28	FUNC_TEST=YES VGA_B 22	FUNC_TEST=YES SND_TO_AUDIO 14 26	FUNC_TEST=YES PCI_AD<10> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<2> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_WR_L 25 38	FUNC_TEST=YES FW_TP01P 30 38	FUNC_TEST=YES RIGHT_USB_DM 27 33 38
FUNC_TEST=YES JTAG_ASIC_TRST_L 13 28	FUNC_TEST=YES VGA_VSYNC 22	FUNC_TEST=YES SND_SYNC 14 26	FUNC_TEST=YES PCI_AD<11> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<3> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_IOCHRDY 25 38	FUNC_TEST=YES KBD_Y<3> 31	FUNC_TEST=YES RIGHT_USB_DP 27 33 38
FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 22	FUNC_TEST=YES SND_CLKOUT 14 26 37	FUNC_TEST=YES PCI_AD<12> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_REQ_L 12 25	FUNC_TEST=YES EIDE_OPTICAL_INT 25 38	FUNC_TEST=YES KBD_Y<4> 31	FUNC_TEST=YES FW_TPI1N 30 38
FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=YES DVI_DDC_CLK_UP 22	FUNC_TEST=YES SND_CLKOUT 14 26 37	FUNC_TEST=YES PCI_AD<13> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_GNT_L 12 25	FUNC_TEST=YES TPAD_F_TXD	FUNC_TEST=YES KBD_Y<6> 31	FUNC_TEST=YES FW_TPI1N 30 38
FUNC_TEST=YES CPU_HRESET_L 5 6 7	FUNC_TEST=YES DVI_DDC_DATA_UP 22	FUNC_TEST=YES INT_AUDIO_TO_SND 14 26	FUNC_TEST=YES PCI_AD<14> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_INT_L 14 25	FUNC_TEST=YES TPAD_F_RXD	FUNC_TEST=YES KBD_Y<7> 31	FUNC_TEST=YES ADAPTER_DET 31 32
FUNC_TEST=YES JTAG_CPU_TMS 5 6	FUNC_TEST=YES LVDS_L0N 19 22 38	FUNC_TEST=YES SND_SCLK 14 26 37	FUNC_TEST=YES PCI_AD<15> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<0> 25 38	FUNC_TEST=YES LID_CLOSED_L 23	FUNC_TEST=YES KBD_NUMLOCK_LED	FUNC_TEST=YES SUTRO_ALS_GAIN_SW 23 25
FUNC_TEST=YES JTAG_CPU_TDI 5 6	FUNC_TEST=YES LVDS_L0P 19 22 38	FUNC_TEST=YES SND_HW_RESET_L 14 26	FUNC_TEST=YES PCI_AD<16> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<1> 25 38	FUNC_TEST=YES COMM_RESET_L 14 26	+BATT_POS 32 39	FUNC_TEST=YES SUTRO_ALS_OUT 23 25
FUNC_TEST=YES JTAG_CPU_TDO TP 5	FUNC_TEST=YES LVDS_L1N 19 22 38	FUNC_TEST=YES SND_HP_SENSE_L 14 26	FUNC_TEST=YES PCI_AD<17> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<2> 25 38	FUNC_TEST=YES COMM_SHUTDOWN 14 26	BATT_CLK 32	FUNC_TEST=YES KBD_LED1_OUT
FUNC_TEST=YES JTAG_CPU_TCK 5 6	FUNC_TEST=YES LVDS_L1P 19 22 38	FUNC_TEST=YES SND_LIN_SENSE_L 14 26	FUNC_TEST=YES PCI_AD<18> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<3> 25 38	FUNC_TEST=YES COMM_RING_DET_L 14 26 31	BATT_DATA 32	FUNC_TEST=YES KBD_LED2_OUT
FUNC_TEST=YES JTAG_CPU_TRST_L 5 6 40	FUNC_TEST=YES LVDS_L2N 19 22 38	FUNC_TEST=YES INT_I2C_DATA2 14 26	FUNC_TEST=YES PCI_AD<19> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<4> 25 38	FUNC_TEST=YES +5V_TPAD_SLEEP	FUNC_TEST=YES PMU_BATT_DET_L 31 32	FUNC_TEST=YES COMM_TXD_L 14 26
	FUNC_TEST=YES LVDS_L2P 19 22 38	FUNC_TEST=YES INT_I2C_CLK2 14 26	FUNC_TEST=YES PCI_AD<20> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<5> 25 38	FUNC_TEST=YES +3V_HALL_EFFECT 23 39	FUNC_TEST=YES FANR_GND 39	FUNC_TEST=YES COMM_TRXC 14 26
	FUNC_TEST=YES CLKLVDS_LN 19 22 38	FUNC_TEST=YES CHGND4 39	FUNC_TEST=YES PCI_AD<21> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<6> 25 38	FUNC_TEST=YES KBD_CAPSLOCK_LED	FUNC_TEST=YES FANL_GND 39	FUNC_TEST=YES COMM_DTR_L 14 26
	FUNC_TEST=YES CLKLVDS_LP 19 22 38	FUNC_TEST=YES SLEEP_LED	FUNC_TEST=YES PCI_AD<22> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<7> 25 38	FUNC_TEST=YES KBD_FUNCTION_L 23 31	FUNC_TEST=YES FANL_TACH	FUNC_TEST=YES COMM_RTS_L 14 26
FUNC_TEST=YES INT_I2C_CLK0 6 11 13 23	FUNC_TEST=YES LVDS_U0N 19 22 38		FUNC_TEST=YES PCI_AD<23> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<8> 25 38	FUNC_TEST=YES KBD_CONTROL_L 23 31	FUNC_TEST=YES FANR_PWM	FUNC_TEST=YES COMM_RXD 14 26
FUNC_TEST=YES INT_I2C_DATA0 6 11 13 23	FUNC_TEST=YES LVDS_U0P 19 22 38		FUNC_TEST=YES PCI_AD<24> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<9> 25 38	FUNC_TEST=YES KBD_SHIFT_L 23 31	FUNC_TEST=YES RJ45_DP<0> 28 38	FUNC_TEST=YES CLK33M_AIRPORT 12 25 37
FUNC_TEST=YES INT_I2C_CLK1 13 14 23 24 26	FUNC_TEST=YES LVDS_U1N 19 22 38	FUNC_TEST=YES BT_USB_DM 14 25 38	FUNC_TEST=YES PCI_AD<25> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<10> 25 38	FUNC_TEST=YES KBD_OPTION_L 23 31	FUNC_TEST=YES RJ45_DP<1> 28 38	FUNC_TEST=YES AIRPORT_IDSEL 25
FUNC_TEST=YES INT_I2C_DATA1 13 14 23 24 26	FUNC_TEST=YES LVDS_U1P 19 22 38	FUNC_TEST=YES BT_USB_DP 14 25 38	FUNC_TEST=YES PCI_AD<26> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<11> 25 38	FUNC_TEST=YES KBD_SHIFT_L 23 31	FUNC_TEST=YES RJ45_DP<2> 28 38	FUNC_TEST=YES ROM_OE_L 9 12 25
FUNC_TEST=YES CBUS_DET_1_L 17	FUNC_TEST=YES LVDS_U2N 19 22 38	FUNC_TEST=YES MODEM_USB_DM 14 26 38	FUNC_TEST=YES PCI_AD<27> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<12> 25 38	FUNC_TEST=YES KBD_X<0> 23 31	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES INT_MOD_DTI 14 26
FUNC_TEST=YES CBUS_DET_2_L 17	FUNC_TEST=YES LVDS_U2P 19 22 38	FUNC_TEST=YES MODEM_USB_DP 14 26 38	FUNC_TEST=YES PCI_AD<28> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<13> 25 38	FUNC_TEST=YES KBD_X<1> 23 31	FUNC_TEST=YES RJ45_DP<4> 28 38	FUNC_TEST=YES JTAG_CPU_TRST_L 5 6 40
FUNC_TEST=YES TMDS_DN<0> 20 22 38	FUNC_TEST=YES CLKLVDS_UN 19 22 38	FUNC_TEST=YES PCI_AD<0> 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<29> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<14> 25 38	FUNC_TEST=YES KBD_X<3> 23 31	FUNC_TEST=YES GPU_VCORE 18 19 39	FUNC_TEST=YES MOD_BITCLK 14 26
FUNC_TEST=YES TMDS_DP<0> 20 22 38	FUNC_TEST=YES CLKLVDS_UP 19 22 38	FUNC_TEST=YES PCI_AD<1> 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<30> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<15> 25 38	FUNC_TEST=YES MMM_ACC_SELPTST 24	FUNC_TEST=YES CPU_VCORE_SLEEP 5 6 35 39	FUNC_TEST=YES MOD_CLKOUT 14 26
FUNC_TEST=YES TMDS_DN<1> 20 22 38	FUNC_TEST=YES LVDS_DDC_CLK 19 22	FUNC_TEST=YES PCI_AD<2> 9 12 17 25 27 38	FUNC_TEST=YES PCI_FRAME_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DMA_RQ 25 38	FUNC_TEST=YES MMM_ACC_X_AXIS 24	FUNC_TEST=YES VCORE_FB 35 39	FUNC_TEST=YES MOD_DTO 14 26
FUNC_TEST=YES TMDS_DP<1> 20 22 38	FUNC_TEST=YES LVDS_DDC_DATA 19 22	FUNC_TEST=YES PCI_AD<3> 9 12 17 25 27 38	FUNC_TEST=YES PCI_TRDY_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DMAACK_L 25 38	FUNC_TEST=YES MMM_ACC_Y_AXIS 24	FUNC_TEST=YES +1_8V_MAIN 39	FUNC_TEST=YES MOD_SYNC 14 26
FUNC_TEST=YES TMDS_DN<2> 20 22 38	FUNC_TEST=YES BRIGHT_PWM 22	FUNC_TEST=YES PCI_AD<4> 9 12 17 25 27 38	FUNC_TEST=YES PCI_IRDY_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<0> 25 38	FUNC_TEST=YES MMM_ACC_Z_AXIS 24	FUNC_TEST=YES +3V_PMU 39	FUNC_TEST=YES SLEEP 23 31 34 36
FUNC_TEST=YES TMDS_DP<2> 20 22 38	FUNC_TEST=YES TV_GND1 22 39	FUNC_TEST=YES PCI_AD<5> 9 12 17 25 27 38	FUNC_TEST=YES PCI_DEVSEL_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<1> 25 38	FUNC_TEST=YES FW_TPOOR 30 39	FUNC_TEST=YES +5V_DDC_SLEEP 22 39	FUNC_TEST=YES 1778_VFB 19 39
FUNC_TEST=YES TMDS_CONN_CLKN 22 38	FUNC_TEST=YES TV_GND2 22 39	FUNC_TEST=YES PCI_AD<6> 9 12 17 25 27 38	FUNC_TEST=YES PCI_STOP_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<2> 25 38	FUNC_TEST=YES VCORE_VID0	FUNC_TEST=YES +12_8V_INV 22 39	
			FUNC_TEST=YES SND AMP_MUTE 26	FUNC_TEST=YES SRCLK_TP 27	FUNC_TEST=YES VCORE_VID1		
			FUNC_TEST=YES SND_HP_MUTE_INV	FUNC_TEST=YES SRMOD_TP 27	FUNC_TEST=YES VCORE_VID2		
				FUNC_TEST=YES TER_TP 27	FUNC_TEST=YES VCORE_VID3		
				FUNC_TEST=YES TEST_TP 27	FUNC_TEST=YES VCORE_VID4		

FUNCTIONAL TEST POINTS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	REV.
NONE	40	45	C

REVISION HISTORY

12/11/03

- 1) IMPORTED Q41 PRODUCTION RELEASE SCHEMATIC
- 2) CHANGED CPU (U43) TO A7PM
- 3) CHANGED PLL CONFIG STEERING FOR NEW CPU
- 4) CHANGED U44 TO U44 SYMBOL
- 5) ADDED CPU AVDD LDO (U6)
- 6) ADDED R284 AND R604 TO ADD OPTION FOR PD_L OF U42 (CLOCK CHIP) TO BE DRIVEN BY JTAG_ASIC_TDO FROM INTREPID
- 7) ADDED R608 TO DISCONNECT INT_GPIOD FROM UC_FSEL
- 8) CHANGED JTAG_ASIC_TDO TP TO JTAG_ASIC_TDO AND MOVED IT TO INTREPID'S TDO
- 9) CHANGED JTAG_ASIC_TDI TO CONNECT TO ETHERNET PHY'S TDI

12/15/03

- 10) CHANGED PIN 4 (DCDC_EN) ON J11 TO NEC_RIGHT_USBOVERCURRENT
- 11) CHANGED PIN 11 OF J11 TO NC

12/16/03

- 12) ADDED R633 AS PULLUP ON JTAG_ASIC_TDI
- 13) CHANGED CPU_TEMP_DM TO CPU_TEMP_DM
- 14) CHANGED CPU_TEMP_DP TO CPU_TEMP_DP
- 15) CHANGED GPU_TEMP_DP TO GPU_TEMP_DP TP
- 16) CHANGED GPU_TEMP_DM TO GPU_TEMP_DM TP
- 19) FIXED MISSED CONNECTION WITH MAXBUS_SLEEP TO CPU

12/17/03

- 18) CHANGED R657 (EXTPLL_SDNV_POL_BOOT_STRAP) TO NO STUFF AND REMOVED NO STUFF FROM R153
- 19) UPDATE DIFF NET SPECIFYING TYPE PROPERTY ON POWER SUPPLY SENSE AND THERMAL DIODE DIFF PAIRS
- 20) CHANGED FIREWIRE_OSCILLATOR (G1) TO NEW PREFERRED SUNNY PART

12/18/03

- 21) CHANGED MAX VIA COUNT ON ALL AGP STB NETS TO 5 TO CLEAR DRCS

** RELEASED FOR EVT **

2/10/04

- 22) REMOVED XW11 - JUMPER ON 1.8V SWITCHER OUTPUT
- 23) CHANGED R657 TO STUFFE AND R153 TO NO STUFF
- 24) CHANGED CPU PLL CONFIG TO 9X HIGH AND 5X LOW

** RELEASED FOR DVT **

3/24/04

- 25) REMOVED ALTERNATE BOM OPTION FROM ALTERNATE ETHERNET CRYSTALS

3/29/04

- 26) ADDED ALTERNATE FOR Q41A REV 1.1.1 CPU (U43)
- 27) ADDED ALTERNATES FOR 129MH AND 64MB A16 W11'S
- 28) CHANGED TMS SERIES RPAKS TO 0 OHMS (RP57,RP27,RP32,RP28)
- 29) ADDED ALTERNATE FOR ALS OP-AMP (U40)

** RELEASED TO REV A **

- 30) CHANGED TMS TERMINATION R,C AND LS TO PRODUCTION VALUES

** RELEASED TO REV A UNDER NEW PART NUMBER **

09/17/2004

- 1) GPU_DVOD<0..12> NETNAME CHANGE TO GPU_DVOD<0..23>
- 2) D8 FROM 1N5227B CHANGE TO BZX84C2V7LT1
- 3) R751 VALUE FROM 10K OHM CHANGE TO 604 OHM
- 4) ADD C935 (0.1UF)
- 5) ADD R867 (0 OHM) FOR IPOD ACTION
- 6) PMU PIN74 NETNAME FROM NC TO PMU_SELECT
- 7) ADD R868 (10K OHM; NO_STUFF) PULL UP TO +3V_PMU
- 8) ADD R869 (10K OHM) PULL DOWN TO GND
- 9) PMU PIN 91 NETNAME FROM NC TO SYS_BATT_ISNS2
- 10) ADD R870 (0 OHM) SYS_BATT_ISNS2 LINK TO SYS_BATT_ISNS
- 11) ADD U51 (INA138)
- 12) ADD R852 (0.010 OHM), R853 (150K OHM) AND R857 (49.9 OHM)
- 13) ADD C917 (0.1UF) AND C925 (10UF)
- 14) ADD DESCRIPTION FOR MMM I2C BUS
- 15) MMM I2C BUS LINK TO INTREPID : INT_I2C_CLK1 AND INT_I2C_DATA1
- 16) CHANGE NETNAME FROM INT_EXTINT11_PU TO MMM_FFIRQ_L
- 17) CHANGE NETNAME FROM INT_EXTINT12_PU TO MMM_SIRQ_L
- 18) ADD R863 (10K OHM) AND R864 (10K OHM) FOR MMM_FFIRQ_L & MMM_SIRQ_L PULL UP TO +3V_MAIN
- 19) ADD U53 (16F818) AND U5 (KXM52)
- 20) ADD R845 (0 OHM), R846 (0 OHM; NO_STUFF), R847 (10K OHM; NO_STUFF), R848 (10K OHM; NO_STUFF)
- 21) ADD R849 (10K OHM), R850 (10K OHM; NO_STUFF), R851 (0 OHM), R854 (10K OHM), R856 (10K OHM)
- 22) ADD R860 (0 OHM), R858 (0 OHM), R859 (0 OHM), R855 (10K OHM), R861 (10K OHM), R862 (10K OHM; NO_STUFF)
- 23) ADD C936 (0.1UF), C918 (0.1UF), C919 (0.1UF), C921 (0.0047UF), C923 (0.0047UF), C926 (0.0047UF), C927 (0.1UF)
- 24) DEL RP44 (100K OHM) AND ADD R874 (100K OHM), R875 (100K OHM) AND R873 (100K OHM)
- 25) ADD R872 (10K OHM) FOR AUDIO_LO_MUTE_L
- 26) ADD R871 (100 OHM) AND SUPERCAP C937 (N20P80; 5.5V; ELEC; 0.33F)
- 27) J21 PIN12 NETNAME FROM NC CHANGE TO THERM_L_OC
- 28) J21 PIN10 NETNAME FROM NC CHANGE TO INT_I2C_DATA1
- 29) J21 PIN11 NETNAME FROM NC CHANGE TO INT_I2C_CLK1
- 30) C592 VALUE FROM 0.001UF CHANGE TO 0.01UF (20%, 50V, 0603)
- 31) U59 FROM MP1518DJ CHANGE TO MM3120
- 32) L11 CHANGE TO 152S0235 (22UH; 3.8*3.8*1.5MM)
- 33) DEL D31
- 34) R202 VALUE FROM 5.23 OHM CHANGE TO 25.5 OHM
- 35) C79 VALUE FROM 2.2UF CHANGE TO 1UF
- 36) ADD Q70 (SI3443), Q34 (2N7002)
- 37) ADD R866 (100K OHM), R865 (4.7 OHM), C929 (0.022UF)

09/20/2004

- 1) ADD R877 (10K OHM)
- 2) ADD R876 (470K OHM; NO_STUFF)

09/21/2004

- 1) ADD R878 AND R879 (0 OHM; NO_STUFF) [ADD A 0-OHM RESISTOR TO BY-PASS THE N-FET ON EACH FAN]

09/22/2004

- 1) R822 (680 OHM CHANGE TO 510 OHM) AND R826 (680 OHM CHANGE TO 510 OHM)

09/23/2004

- 1) ADD NC NETNAME AT U59 PIN6 AND PIN9
- 2) CHANGE R465 CAP SIZE FROM 0603 TO 0805
- 3) BOM OPTION FROM NO STUFF CHANGE TO SUPERCAP

09/24/2004

- 1) CHANGE R465 FROM MF 1/16W TO FF 1/10W
- 2) ADD R880 AND R871 (0 OHM; BOM_OPTION; FOR SUPERCAP AND BACKUP BATTERY SWITCH)
- 3) ADD U60 (LIS3L02AQ; ST SENSOR)
- 4) ADD R881 (10K OHM), R882 (10K OHM), R883 (10K OHM)
- 5) ADD C937 (0.1UF, 10V, 20%, 0402)
- 6) ADD BOM_OPTION (KIONIX_ACCEL AND ST_ACCEL)

10/04/2004

- 1) CHANGE TEST POINT FUNC_TEST=NO FOR FUNC_TP_WRONG_SIDE.LOG
- 2) ADD NO_TEST=YES FOR NOTP.LOG(MMM_PIC_AN2_PD, MMM_PIC_AN3_PU)

10/05/2004

- 1) ADD R850 (0 OHM)

10/15/2004

- 1) REPLACE BOOT BANGER EEPROM U32 WITH 32KX M24256B FUNC_TP_WRONG_SIDE.LOG

12/16/2004

- 1) SCHEMATIC RELEASE FOR PRODUCTION

REVISION HISTORY(1 OF 1)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6694	C
SCALE	SHT	OF
NONE	41	45

