

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
E		396944	PRODUCTION RELEASED	08/26/05	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447A MAXBUS INTERFACE
6	MPC7447A DATA/NC PINS/BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE/BOOTROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M11 AGP INTERFACE & SPREAD SPECTRUM
20	EXTERNAL TMDS (DUAL TMDS - SIL178)
21	M11 LVDS/TMDS/GPIO & GPU VCORE
22	M11 POWER

PAGE	CONTENTS
23	VIDEO CONNECTORS - INVERTER,DVI, LVDS,S-VIDEO
24	SPIDEY,PWR BUTTON,ALS
25	MMM & BATTERY CURRENT SENSE CIRCUIT
26	INTERNAL CONNECTORS-AIRPORT,HDD,ODD
27	FAN CONTROLLER,SW MODEM,SERIAL DEBUG SOUND/LEFT USB/BLUETOOTH
28	GIGABIT ETHERNET INTERFACE
29	FIREWIRE PHY
30	FIREWIRE PORTS
31	PMU
32	BATTERY CHARGER AND CONNECTOR
33	PBUS SUPPLY,PMU SUPPLY,SUPERCAP ,BACKUP BATTERY
34	3.3V/5V SYSTEM POWER SUPPLY
35	CPU CORE VOLTAGE POWER SUPPLY
36	1.5V/1.8V/2.5V SYS. POWER SUPPLIES
37	SIGNAL CONSTRAINTS(PG1)-DDR MEM/CLK
38	SIGNAL CONSTRAINTS(PG2)-CPU
39	SIGNAL CONSTRAINTS(PG3)-DIGITAL/DIFF
40	SIGNAL CONSTRAINTS(PG4)-POWER NETS
41	FUNCTIONAL TESTPOINTS
42	REVISION HISTORY
43-46	SCHEMATIC CREF AND NETLIST REPORTS


SCHEM,MLB,PB15 "

08/25/2005

BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
NO_SSCG	SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EMI
GPU_SS	EXT_TMDS (BETTER/BEST)
VGA_BUFFER_RES	INT_TMDS (BEST128)
MMM	SUPERCAP
INT_TMDS (BETTER/BEST)	ADT7460
EXT_TMDS (BEST128)	
BACKUP_BATT	
ADT7467	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6680	1	SCHEM,MLB,PB15	SCH1	
820-1679	1	PCBF,MLB,PB15	PCB1	
826-4393	1	LABEL,PCB,28MM X 6MM	EEE:U3Z	LABEL_BST128
826-4393	1	LABEL,PCB,28MM X 6MM	EEE:U40	LABEL_BST64
826-4393	1	LABEL,PCB,28MM X 6MM	EEE:U41	LABEL_BTR

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTER	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
 THIRD ANGLE PROJECTION		DRAWING NUMBER		051-6680	REV. E
				SHT 1 OF 46	

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2


1



SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT	OF	
NONE	3	46	

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS


IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 10
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA

1	SIGNAL (1/2 OZ + COPPER PLATING)
2	PREPREG (3 MIL)
3	PREPREG (3 MIL)
4	CORE (3 MIL)
5	PREPREG (5 MIL)
6	CORE (5 MIL)
7	PREPREG (5 MIL)
8	CORE (3 MIL)
9	PREPREG (3 MIL)
10	PREPREG (3 MIL)




GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT		OF
NONE	4		46




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2952	1	IC,A7PM,R1.2.3.1.50GHZ,1.2VCORE,18W,85C	U56	CRITICAL	CPU_BTR_VCORE12,R123
337S2953	1	IC,A7PM,R1.2.3.1.67GHZ,1.28VCORE,23W,85C	U56	CRITICAL	CPU_BST_VCORE128,R123
337S3069	1	IC,A7PM,R1.2.3.1.67GHZ,1.26VCORE,23W,85C	U56	CRITICAL	CPU_BST_VCORE126,R123
337S3027	1	IC,A7PM,R1.3.1.50GHZ,1.20VCORE,18W,85C	U56	CRITICAL	NO STUFF
337S3028	1	IC,A7PM,R1.3.1.67GHZ,1.29VCORE,18W,85C	U56	CRITICAL	NO STUFF
337S3105	1	IC,A7PM,R1.2.3.1.67GHZ,1.30VCORE,23W,85C	U56	CRITICAL	CPU_BST_VCORE13,R123
337S3095	1	IC,A7PM,R1.2.3.1.50GHZ,1.22VCORE,18W,85C	U56	CRITICAL	CPU_BTR_VCORE122,R123
337S3132	1	IC,A7PM,R1.4.1.67GHZ,1.28VCORE,23W,85C	U56	CRITICAL	CPU_BST_VCORE128,R14
337S3133	1	IC,A7PM,R1.4.1.50GHZ,1.22VCORE,18W,85C	U56	CRITICAL	CPU_BTR_VCORE122,R14
337S3217	1	IC,A7PM,R1.5.1.67GHZ,1.28VCORE,23W,85C	U56	CRITICAL	CPU_BST_VCORE128,R15
337S3218	1	IC,A7PM,R1.5.1.50GHZ,1.22VCORE,18W,85C	U56	CRITICAL	CPU_BTR_VCORE122,R15

OMIT
U56
 1.50GHZ-1.28V
 APOLL7_PM-R1.1
 BGA
 (1 OF 3)

CPU INTERNAL PLL FILTERING

For CPU DFS mode, Must stuff R748
NO STUFF




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480413	1	RES,MP,1/16W,105K OHM,1%,0402,SMD	R449 (R1)		CPU_BTR_VCORE12&CPU_BTR_VCORE122
11481155	1	RES,MP,1/16W,115K OHM,1%,0402,SMD	R449 (R1)		CPU_BST_VCORE126
11489764	1	RES,MP,1/16W,97.6K OHM,1%,0402,SMD	R452 (R2)		CPU_BST_VCORE13&CPU_BTR_VCORE122

MPC7447 MAXBUS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT	OF	
NONE	5	46	



BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1660	1	MCU, PROGRAMMED W/ BBANGER	U54	BBANG
341S1661	1	I2C EEPROM, PROGRAMMED W/ BBANGER	U52	BBANG



MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

CPU PLL CONFIG CIRCUITRY

CPU FREQUENCY CONFIGURATION

APOLLO 7PM




STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X


MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG 4 0123 E ABCD HEX
	167MHZ	133MHZ	
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E

CPU CONFIGURATION

MAXBUS VSEL



BUSTYPE SELECT



SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE


CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	NONE	SHT	7 OF 46

INTREPID BOOT STRAPS

BIT 32 TO 39



BIT 40 TO 47



BIT 48 TO 55





Table with 3 columns: Bit number, Resistance value, and MaxBus output impedance. Rows include bits 48-55 and 111-100.




Table listing CPU signals and their bus keeper status (e.g., CPU_BR_L, CPU_BG_L, CPU_TS_L, CPU_ADDR<0>-<31>, CPU_CI_L, CPU_GBL_L, CPU_TBST_L, CPU_TSIZ<0>-<2>, CPU_TT<0>-<3>, CPU_TT<4>, CPU_WT_L, CPU_AACK_L, CPU_ARTRY_L, CPU_HIT_L, CPU_QACK_L, INT_SUSPEND_REQ_L, INT_SUSPEND_ACK_L, INT_CPFUB_IN, INT_CPFUB_OUT, CPU_CLK_EN, INTREPID_ACS_REF, CPU_CLK, CPU_TBEN, INT_CPFUB_OUT_SHORT, INT_CPFUB_OUT_LONG, INT_CPFUB_IN).




THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:
1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
2/ D46 - SELAPC1SPREADCLK - SLEEP/WAKE CYCLE REQUIRED
3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT
IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS



INTREPID BOOT STRAPS

BIT 56 TO 63



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc. logo and drawing information: D 051-6680 E, SCALE NONE, SHEET 8 OF 46.

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

37 10 MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>	37
37 10 MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>	37
37 10 MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>	37
37 10 MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F36	MEM_ADDR<3>	37
37 10 MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>	37
37 10 MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>	37
37 10 MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>	37
37 10 MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>	37
37 10 MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>	37
37 10 MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>	37
37 10 MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>	37
37 10 MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>	37
37 10 MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>	37
37 10 MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>	37
37 10 MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>	37
37 10 MEM_DATA<15>	AG31	DDR_DATA_15	DDRC_S_0	AN34	MEM_CS_L<0>	37
37 10 MEM_DATA<16>	AE32	DDR_DATA_16	DDRC_S_1	AN36	MEM_CS_L<1>	37
37 10 MEM_DATA<17>	AF35	DDR_DATA_17	DDRC_S_2	AL35	MEM_CS_L<2>	37
37 10 MEM_DATA<18>	AF36	DDR_DATA_18	DDRC_S_3	AL33	MEM_CS_L<3>	37
37 10 MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>	37
37 10 MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>	37
37 10 MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>	37
37 10 MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>	37
37 10 MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>	37
37 10 MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	P32	MEM_DQS<5>	37
37 10 MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	N29	MEM_DQS<6>	37
37 10 MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>	37
37 10 MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>	37
37 10 MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>	37
37 10 MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>	37
37 10 MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>	37
37 10 MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	T35	MEM_DQM<4>	37
37 10 MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	T33	MEM_DQM<5>	37
37 10 MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	N32	MEM_DQM<6>	37
37 10 MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>	37
37 10 MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L	37
37 10 MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L	37
37 10 MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L	37
37 10 MEM_DATA<38>	U35	DDR_DATA_38	DDRCKE0	AN35	MEM_CKE<0>	37
37 10 MEM_DATA<39>	T36	DDR_DATA_39	DDRCKE1	AM35	MEM_CKE<1>	37
37 10 MEM_DATA<40>	P33	DDR_DATA_40	DDRCKE2	AM36	MEM_CKE<2>	37
37 10 MEM_DATA<41>	R30	DDR_DATA_41	DDRCKE3	AL36	MEM_CKE<3>	37
37 10 MEM_DATA<42>	P35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_MSB_L TP	37
37 10 MEM_DATA<43>	P36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_MSB_0	37
37 10 MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_LSB_L TP	37
37 10 MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_LSB_0	37
37 10 MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYCLK_DDRCLK_A0_UF	37
37 10 MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYCLK_DDRCLK_A0_L_UF	37
37 10 MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYCLK_DDRCLK_A1_UF	37
37 10 MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYCLK_DDRCLK_A1_L_UF	37
37 10 MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2_P_TP	37
37 10 MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2_N_TP	37
37 10 MEM_DATA<52>	L36	DDR_DATA_52	DDR_MCLK_3_P	W32	SYCLK_DDRCLK_B0_UF	37
37 10 MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYCLK_DDRCLK_B0_L_UF	37
37 10 MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	V32	SYCLK_DDRCLK_B1_UF	37
37 10 MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	W35	INT_DDRCLK5_P_TP	37
37 10 MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W36	INT_DDRCLK5_N_TP	37
37 10 MEM_DATA<57>	J33	DDR_DATA_57	DDR_REF	AA22	INT MEM REF #	37
37 10 MEM_DATA<58>	J35	DDR_DATA_58	DDR_VREF_0	Y22	INT MEM VREF	37
37 10 MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_1	T22	INT MEM VREF	37
37 10 MEM_DATA<60>	K33	DDR_DATA_60				37
37 10 MEM_DATA<61>	J36	DDR_DATA_61				37
37 10 MEM_DATA<62>	K36	DDR_DATA_62				37
37 10 MEM_DATA<63>	K35	DDR_DATA_63				37


OMIT
U51
INTREPID-REV2.1
(2 OF 9)
CRITICAL

DDR
MEMORY
INTERFACE


MEM_VREF




CLOCKS
CS
CKE
ADDR
BA
CNTL



1MB BOOT ROM



Weak pulldowns ensure CKEs stay low after 2.5V I/O to Intrepid shuts off.




INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1792	1	IC,BOOTROM,4.9.1F3,Q168	U11	CRITICAL	?

APPLE COMPUTER INC.

SCALE	NONE	SHT	9	OF	46
DRAWING NUMBER	D 051-6680		REV. E		




SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT	OF	
NONE	10	46	




NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting

SLOT "A"
LOWER SLOT
FACTORY SLOT


SLOT "B"
UPPER SLOT
CUSTOMER SLOT



DDR BYPASS
SLOT "A"




SLOT "B"




DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT	OF	
NONE	11	46	




PCI PULL-UPS




NEC USB2 REQ REMAINS ON +3V_MAIN
BECAUSE THIS CHIP IS POWERED DURING SLEEP

AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)




SIMPLY PROVIDING REFERENCE TO CHIP
BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE




AGP PULL-UPS/PULL DOWNS



INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT	OF	
NONE	12	46	



8 7 6 5 4 3 2 1

OMIT
U51
INTREPID-REV2.1
(5 OF 9)
CRITICAL

UATA100

UDMA - STOP
UDMA - HOSTDMARDY/HSTROBE
UDMA - DEVICEDMARDY/DSTROBE

NO_TEST=TRUE
NO_TEST=TRUE
NO_TEST=TRUE
NO_TEST=TRUE
NO_TEST=TRUE
NO_TEST=TRUE


ATA_D0	V5	UIDE_DATA<0>	39
ATA_D1	T1	UIDE_DATA<1>	39
ATA_D2	U1	UIDE_DATA<2>	39
ATA_D3	U2	UIDE_DATA<3>	39
ATA_D4	U4	UIDE_DATA<4>	39
ATA_D5	V2	UIDE_DATA<5>	39
ATA_D6	M1	UIDE_DATA<6>	39
ATA_D7	V1	UIDE_DATA<7>	39
ATA_D8	W2	UIDE_DATA<8>	39
ATA_D9	M8	UIDE_DATA<9>	39
ATA_D10	W4	UIDE_DATA<10>	39
ATA_D11	W5	UIDE_DATA<11>	39
ATA_D12	V2	UIDE_DATA<12>	39
ATA_D13	Y1	UIDE_DATA<13>	39
ATA_D14	W7	UIDE_DATA<14>	39
ATA_D15	Y8	UIDE_DATA<15>	39
ATA_A0	V5	UIDE_ADDR<0>	39
ATA_A1	AB1	UIDE_ADDR<1>	39
ATA_A2	V7	UIDE_ADDR<2>	39
ATA_VREF	Y15	UIDE_REF	40
ATA_RST	V4	UIDE_RST_L	26 39
ATA_WR	AA1	UIDE_DIOW	39
ATA_RD	AA2	UIDE_DIOR	39
ATA_CHRDY	AA5	UIDE_IOCHRDY	39
ATA_CS0	AA4	UIDE_CS0_L	26 39
ATA_CS1	AB2	UIDE_CS1_L	26 39
ATA_DMACK	AC1	UIDE_DMACK	39
ATA_DMARQ	AC2	UIDE_DMARQ	26 39
ATA_INTRQ	AA8	UIDE_INTRQ	26 39
CS_CE1	AD1	CSLOT_CE1_L_SPN	26 39
CS_CE2	AB4	CSLOT_CE2_L_SPN	26 39
CS_IORD	AB5	CSLOT_IORD_L_SPN	26 39
CS_IOWR	AD2	CSLOT_IOWR_L_SPN	26 39
CS_OE	AC4	CSLOT_OE_L_SPN	26 39
CS_WE	AE1	CSLOT_WE_L_SPN	26 39
CS_WAIT	AE2	CSLOT_IOWAIT_L_PU	26 39
IDEA0	AF5	EIDE_ADDR<0>	39
IDEA1	AB7	EIDE_ADDR<1>	39
IDEA2	AK1	EIDE_ADDR<2>	39
IDEA3	AG5	CSLOT_ADDR3_SPN	26 39
IDEA4	AH4	CSLOT_ADDR4_SPN	26 39
IDEA5	AL1	CSLOT_ADDR5_SPN	26 39
IDEA6	AK2	CSLOT_ADDR6_SPN	26 39
IDEA7	AH5	CSLOT_ADDR7_SPN	26 39
IDEA8	AF7	CSLOT_ADDR8_SPN	26 39
IDEA9	AG7	CSLOT_ADDR9_SPN	26 39
IDECHRDY	AK4	EIDE_IOCHRDY	39
IDEC0	AB7	EIDE_CS0_L	26 39
IDEC1	AM1	EIDE_CS1_L	26 39
IDERST	AJ4	EIDE_RST_L	26 39
IDENR	AM2	EIDE_WR_L	26 39
IDERD	AL2	EIDE_RD_L	26 39
IDEDMACK	AG8	EIDE_DMACK	39
IDEDMARQ	AH7	EIDE_DMARQ	26 39
IDEINTRQ	AA7	EIDE_INT	26 39

CS_WAIT IS AN INPUT

NOT USING CARDSLOT INTERFACE


Keep C847 stub short

ENET_TXD SERIES TERMINATION




JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLLN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL_TRSTSRL5 (INPUT)	1(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0(I)	0(I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0(I)	1(I)	0	X(I)	ATPG IDDQ
0	1	0(I)	1(I)	1	X(I)	TEST TRI-STATE
0	1	1(I)	0(I)	0	X(I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1(I)	0(I)	1	X(I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1(I)	1(I)	X	X(I)	FUNCTIONAL TEST IDDQ

TEST PULL-UPS/DOWNS



I2C PULL-UPS



BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - LOWER	N/A	N/A	N/A
A1-RD	J25 - PG 11	N/A	N/A	N/A
A2-WR	RAM - UPPER	N/A	N/A	N/A
A3-RD	J25 - PG 11	N/A	N/A	N/A
AC-WR	N/A	N/A	SOFT MODEM	N/A
AD-RD	N/A	N/A	J14 - PG 26	N/A
AE-WR	BOOTBANG EEPROM	N/A	N/A	N/A
AF-RD	U51 - PG 6	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	J3000 - PG 24 (LMU on RUX Brd.)	N/A	N/A	N/A
5C-WR	N/A	FAN CONTROLLER	N/A	N/A
5D-RD	N/A	U52 - PG 26	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J2 - PG 26	N/A
D2-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D3-RD	N/A	U30 - PG 14	N/A	N/A
B0-WR	N/A	MMM	N/A	N/A
B1-RD	N/A	U15 - PG 42	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

INT - ENET/FW/UATA
EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT	13 OF 46	
NONE			


8 7 6 5 4 3 2 1

USB PORT ASSIGNMENTS


PORT A B C D/UNUSED



PORT E/BLUETOOTH



PORT F/TRACKPAD



INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35980086	1	IC,CY28512-2	U31	CRITICAL	SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
19780090	1	XTAL,CER,LOW PROF,18.432MHZ,8X4.5MM,SMD	Y2	CRITICAL	?

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
11681104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6680 REV. E

SCALE: NONE SHEET: 14 OF 46




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0305	1	IC,ASIC,INTREPID,REV2.1,574 BGA,FAST	U51	CRITICAL	?

Intrepid Power

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	15 OF 46	E




Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY





THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHEET	OF	
NONE	16	46	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0087	1	XTAL, CER, LW PROF, 30.0000MHZ, 8X4.5MM, SMD	Y1	CRITICAL	?



USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	NONE	SHT	17 OF 46


PCI1510 PULL-UPS




MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

0.1uF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10KV

PC CARD/CARDBUS CONNECTOR




TI REFERENCE SCHEMATIC DID NOT HAVE BULK ON +VCC_CBUS SW




CARDBUS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




PLACE NEAR M11




M11 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	NONE	SHT	19 OF 46




INT/EXT TMS D<0:2> TERMINATION




ATI INTERNAL TMS SERIES TERMINATION



SILICON IMAGE TMS SERIES TERMINATION



EXT TMS D<3:5> TERMINATION




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11487501	2	RES. MF, 1/16W, 75 OHM, 1%, 0402, SMD	R374,R377		EXT_TMS
11488251	6	RES. MF, 1/16W, 82.5 OHM, 1%, 0402, SMD	R340,R350,R355,R362,R367,R369		EXT_TMS

INT/EXT TMS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT	OF	
NONE	20	46	



PLACE ALL TMSDS 0 OHMS close to GPU


WHEN VCORE_CNTL HIGH => 1.2V
 $1.2V = 0.8V * (1 + R329 / (R328 / R330))$
 WHEN VCORE_CNTL LOW => 1.0V
 $1.0V = 0.8V * (1 + R329 / R330)$

M11 CORE PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0214	1	IC, AT1, M11-CSP128, GRAPHIC CTRL, 667BGA, HYUNIX GC	U47	CRITICAL	ATI_128MB
338S0207	1	IC, AT1, M11-CSP64, GRAPHIC CTRL, 667BGA, HYUNIX MEM	U47	CRITICAL	ATI_64MB

M11 POWER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT	OF	
NONE	22	46	



EXTERNAL VIDEO (DVI) INTERFACE

DVI POWER SWITCH

**LCD INTERFACE
LVDS INTERFACE**

VIDEO CONNECTORS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6680	REV.	E
		SCALE	NONE	SHT	23	OF	46

S-VIDEO/COMP OUT INTERFACE

Place GND shorts at graphics controller

Place GND shorts at graphics controller

Power key detect path when system is shutdown or asleep. HPD will be driven to 3.3V. When power key is pressed, 5V will be driven into DDC CLK. Since host rails will be low, TP0610 will pull down. As host rails rise, TP0610 will isolate DDC CLK as well.


Power key detect path when system is running. HPD normally driven to 3.3V. When power key on remote device pressed, 1/16W HPD will be driven to 5V. COMPARATOR ENABLED BY NV17MAP.

Isolation required for DVI power switch


100K pull-ups are for no-panel case (development). Panel has 2K pull-ups

INVERTER EXPECTS ACTIVE HIGH SIGNAL


LMU/RIGHT SENSOR CONNECTOR




SLEEP LED




KEYBOARD PULLUPS




LEFT LIGHT SENSOR CONNECTOR



USB Trackpad Connector



DEBUG HELPERS




KEYBOARD/TPAD/SLEEP LED

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	NONE	SHT	OF 24 46

MMM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
132S0131	3	CAP CER .03UF, 10V, 16V, X7R, XSR, 0402, SMD	C635, C636, C642		KIONIX_ACCEL
132S0072	3	CAP CER .0015UF, 10V, 25V, XTR, 0402, SMD	C635, C636, C642		ST_ACCEL
341S1630	1	IC, UCTLR, MMM, PIC16F818, SMD, W/PROGRAM	U15	CRITICAL	MMM

BATTERY CURRENT SENSE



MMM & BATTERY CURRENT SENSOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6680	REV. E
	SCALE NONE	SHEET 25 OF 46	

8

7

6

5

4

3




2

1


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)



EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID



PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHEET	OF	
NONE	26	46	

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

8

7

6

5


4

3


2

1


LEFT I/O & AUDIO BOARD (LIO)





PLACE CLOSE TO CPU MAIN1




KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER




PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY MAIN2






PLACE UNDERNEATH UPPER RAM ALTERNATE1




KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER



PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2




PREVENTS POWER-ON POP AND GENERATES ACTIVE HIGH SPKR MUTE




PREVENTS POWER-ON POP AND PROPAGATES ACTIVE LOW HP MUTE

SOFT MODEM CONN




FAN INTERFACE FAN CONTROLLER


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S0608	1	IC,ADT7460,FAN CTRLR,16P QSOP	U53	CRITICAL	ADT7460




CPU FAN




GPU FAN



RIGHT USB BOARD



SERIAL DEBUG INTERFACE



FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY


All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S0079	338S0223		U43	ALT FOR 88E1111 B1





DSx Strap Options
 0 = Bilingual port
 1 = A-only port

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0011	197S0052		G2	Alt. for Siward Part


FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6680	E
		SHEET	OF
		29	46

CAPACITOR IN CONJUNCTION WITH INTERNAL PULLUP PROVIDES RESET PULSE WHEN PHY FIRST RECEIVES POWER

PORT POWER SWITCH



AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT OF		
NONE	30 OF		46



DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)

DC INRUSH LIMITER

BACKFEED PROTECTION

+PBUS CURRENT LIMIT

BATTERY SWITCH-OVER CIRCUIT



$V_{BATT} = \text{CELLS} \times (4.096 + (0.4096 \times V_{VCTL} / V_{REFIN}))$
 For 4.15V cells, $V_{VCTL} = 0.123 \text{ REFIN}$
 For 4.20V cells, $V_{VCTL} = 0.245 \text{ REFIN}$
 $I_{CHG} = (0.2048 / R_{-62}) \times (V_{ICL} / V_{REFIN})$


BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT	OF	
NONE		32	46



12.8V PBUS SUPPLY

PMU SUPPLY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S3575	1	RES,MP,1/16W,357K OHM,14,0402,SMD	R604	?	SUPERCAP

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	E
SCALE	SHT	OF
NONE	33	46

3.3V/5V MAIN SUPPLY




DCDC_EN TRUTH TABLE

PMU_POWER_UP	SLEEP	DCDC_EN	DCDC_EN	L State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown

+3V_PMU +3V_PMU+4.6V_BU +3V_PMU VOLTAGE

SLEEP LEVEL SHIFTER (3V → 5V)



- +3V_SLEEP LOADS**
- 1) CPU PLL CONFIG CONTROL
 - 2) INTREPID - I2C PULLUPS & OSCILLATOR
 - 3) MAP31 - 3V RAIL (IF USING D3COLD)
 - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
 - 5) LVDS DDC PULL-UPS
 - 6) DVI LEVEL SHIFTERS & PULLUPS & HPD
 - 7) BOOT BANGER
 - 8) HARD DRIVE (IF USING 3V LOGIC)
 - 9) WIRELESS
 - 10) PMU - I2C PULLUPS

3.3V/5V REGULATOR



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6680	E
SCALE	SHT	34 46

VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL,POLY,8.2uF,20%,16V,V CASE,SMD	S1,C52,C77,C78,C91,C92,C111	CRITICAL	
152S0242	1	IND,PWR,1.0UH,20,20.5A,SMD	L71	CRITICAL	



OUTPUT VOLTAGE

V _{DAC}		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0


When A/B_ is high (fast): D4-D0 read as-is
 When A/B_ is low (slow): <=1K-ohm -> 0
 >=100K-ohm -> 1
 If all pull-ups are >=100K and all pull-downs are <=1K, v = vA. B

GROUND SENSE VOLTAGE DIVIDER

This allows for an offset to the ground sense to adjust the output voltage.
 $V_{REF} = 2.0V$, HENCE $V_{OFFSET} = 2.0V * 0.85 * (R_b / R_a)$ AND $V_{CORE} = V_{DAC} + V_{OFFSET}$.
 NOTE: R_a NO STUFFED FOR NO OFFSET CASE

Frequency	Output Voltage
1.67GHZ	1.320V->0.990V (CPU SPEC: 1.280V -> 0.980V)
1.50GHZ	1.240V->0.990V (CPU SPEC: 1.200V -> 0.980V)
1.67GHZ (1.26VCORE)	1.300V->0.990V (CPU SPEC: 1.260V -> 0.980V)

Fmax Test Connections




VCORE SUPPLY


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT	OF	
NONE	35	46	

1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	E
SCALE	SHT	OF	
NONE	36	46	

DIGITAL SIGNALS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIA	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PRO_TEST	PULSE_PARAM
MAXBUS	CPU AACK L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ
	CPU ARTRY L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU BG L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU BR L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU CI L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ
	CPU DATA<32..63>	L:S:1100:2700	8		(250)			83 MHZ
	CPU DBG L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU DTI<0..2>	L:S:1500:2950	7		(250)			
	CPU DRDY L	L:S:1500 MIL:3200	MIL7		(250)			
	CPU GBL L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU HIT L	L:S:1500 MIL:2800	MIL7		(250)			
	CPU QACK L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU QREQ L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU TA L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU TBST L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU TEA L	L:S:1500 MIL:3000	MIL7		(250)			
	CPU TS L	L:S:1500 MIL:2700	MIL7		(250)			
	CPU TSIZ<0..2>	L:S:1500:3500	7		(250)			
CPU TT<0..4>	L:S:1500:3400	7		(250)				
CPU WT L	L:S:1500 MIL:3100	MIL7		(250)				

PRIORITY: 4
PRIMARY LAYERS: 9
SECONDARY LAYERS: 4,7
GOAL: MINIMIZE TH VIAS

STUB_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

TMDS/DVO SIGNAL CONSTRAINTS

ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALS

SI	TMDS_CLKN	SI_CLKTMDS	SITMDS:G:L:S:0 MIL:300 MIL	100 OHM SPACING FOR TMDS	20
SI	TMDS_CLKP	SI_CLKTMDS	SITMDS:G:L:S:0 MIL:300 MIL	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<0>	SI_TMDS_D0	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<0>	SI_TMDS_D0	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<1>	SI_TMDS_D1	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<1>	SI_TMDS_D1	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<2>	SI_TMDS_D2	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<2>	SI_TMDS_D2	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<3>	SI_TMDS_D3	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<3>	SI_TMDS_D3	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<4>	SI_TMDS_D4	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<4>	SI_TMDS_D4	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DN<5>	SI_TMDS_D5	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20
SI	TMDS_DP<5>	SI_TMDS_D5	100 OHM SPACING FOR TMDS	100 OHM SPACING FOR TMDS	20

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 500HM SIGNALS AT 4 MILS

ATI	DVOD<23..0>	ATIDVOD:G:L:S:1600 MIL:1700 MIL	6	610	20 21
ATI	DVOD_DE	ATIDVOD:G:L:S:1600 MIL:1700 MIL	6	610.0000	20 21
ATI	DVO_HSYNC	ATIDVOD:G:L:S:1600 MIL:1700 MIL	6	610.0000	20 21
ATI	DVO_VSYNC	ATIDVOD:G:L:S:1600 MIL:1700 MIL	6	610.0000	20 21
ATI	DVO_CLKP	ATIDVOD:G:L:S:0 MIL:500 MIL	6	610.0000	165.0 MHz::: 19 21
GPU	DVO_CLKP_R1	ATIDVOD:G:L:S:0 MIL:1100 MIL	6	610.0000	165.0 MHz::: 19 20
GPU	DVO_CLKP_R2	ATIDVOD:G:L:S:0 MIL:1100 MIL	6	610.0000	165.0 MHz::: 19 20

TMDS	CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DN<0>	CONN_TMDS_D0	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DP<0>	CONN_TMDS_D0	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DN<1>	CONN_TMDS_D1	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DP<1>	CONN_TMDS_D1	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DN<2>	CONN_TMDS_D2	500.0000	100 OHM SPACING FOR TMDS	23 41	
TMDS	CONN_DP<2>	CONN_TMDS_D2	500.0000	100 OHM SPACING FOR TMDS	23 41	

TMDS	DN<3>	TMDS_D3	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DP<3>	TMDS_D3	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DN<4>	TMDS_D4	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DP<4>	TMDS_D4	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DN<5>	TMDS_D5	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	DP<5>	TMDS_D5	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DN<3>	CONN_TMDS_D3	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DP<3>	CONN_TMDS_D3	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DN<4>	CONN_TMDS_D4	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DP<4>	CONN_TMDS_D4	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DN<5>	CONN_TMDS_D5	500.0000	100 OHM SPACING FOR TMDS	23 41
TMDS	CONN_DP<5>	CONN_TMDS_D5	500.0000	100 OHM SPACING FOR TMDS	23 41

GPU	R	GPU_R	500.0000	100 OHM SPACING	21 23
GPU	G	GPU_G	500.0000	100 OHM SPACING	21 23
GPU	B	GPU_B	500.0000	100 OHM SPACING	21 23

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	38 OF 46	E

Digital Signals (cont'd)

Differential Signals

Table with columns: GROUP, SIG_NAME, PROPAGATION_DELAY, MAX_VIAS, MAX_EXPOSED_LENGTH, STUB_LENGTH, NET_SPACING_TYPE, NO_TEST, PULSE_PARAM. Includes sections for AGP, PCI, ULTRA ATA-100, EIDE INTREPID, OPTICAL, and ETHERNET MII.

Table with columns: GROUP, SIG_NAME, DIFFERENTIAL_PAIR, RELATIVE_PROPAGATION_DELAY, MAX_EXPOSED_LENGTH, NET_SPACING_TYPE, MAX_VIAS. Includes sections for FIREWIRE, ETHERNET, LVDS, TMD5, USB 1.1, USB 2.0, and THERMOSTAT.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3MIL (TRACE WIDTH)
S = 11MIL (TRACE SEPERATION)
H = 16.8MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 106.2 OHMS
Zo(single) = 55.4 OHMS
Clear adjacent power plane!
Zo will be lower due to asymmetric stackup.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.1MIL (TRACE WIDTH)
S = 4.9MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 94 OHMS
Zo(single) = 50 OHMS

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 2.9MIL (TRACE WIDTH)
S = 5.6MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 89.8 OHMS
Zo(single) = 46.6 OHMS

LAYERS 2 OR 9

SIGNAL CONSTRAINTS - PAGE 2

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, DRAWING NUMBER: D 051-6680, REV: E, SCALE: NONE, SHEET: 39 OF 46

FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.
 FUNC TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC_QTY IS FOR REFERENCE AND
 LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.
 FUNC_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
SCAN/TEST	JTAG ASIC TMS	TRUE		13 28
	JTAG ASIC TDI	TRUE		13
	JTAG ASIC TDO_TP	TRUE		13 28
	JTAG ASIC TCK	TRUE		13 28
	JTAG ASIC TRST L	TRUE		5
	CPU CHKSTP_OUT L	TRUE		5
	CPU SRESET L	TRUE		5 6 7
	CPU HRESET L	TRUE		5 6 7
	JTAG CPU TMS	TRUE		5 6
	JTAG CPU TDI	TRUE		5 6
	JTAG CPU TDO_TP	TRUE		5 6
	JTAG CPU TCK	TRUE		5 6
	JTAG_CPU_TRST L	TRUE		5 6
	INT JTAG TRI	TRUE		13
	INT_TST_MONIN_PD	TRUE		13
	INT_TST_MONOUT_TP	TRUE		13
	INT_TST_PLEN_PD	TRUE		13
	INT I2C CLK0	TRUE		6 11 13 24
	INT I2C DATA0	TRUE		6 11 13 24
	INT I2C CLK1	TRUE		13 14 24 25 27
INT I2C DATA1	TRUE		13 14 24 25 27	
PWR/GND	+PBUS	TRUE		40
	+24V PBUS	TRUE		40
	GPU VCORE	TRUE		19 21 40
	1778_VFB	TRUE		21 40
	CPU VCORE SLEEP	TRUE		5 6 35 40
	VCORE_FB	TRUE		35 40
	+1.8V_MAIN	TRUE		40
	+2.5V_MAIN	TRUE		40
	+5V_MAIN	TRUE	2	40 41
	+5V_SLEEP	TRUE	2	40 41
	+3V_MAIN	TRUE	4	24 40
	+3V_PMU	TRUE		40
	CARDBUS DVI	CBUS_DET_1_L	TRUE	
CBUS_DET_2_L		TRUE		2000 18
TMDS_CONN_CLKN		TRUE		1000 23 38
TMDS_CONN_CLKP		TRUE		1000 23 38
VGA_R		TRUE		1000 23
VGA_G		TRUE		1000 23
VGA_B		TRUE		1000 23
VGA_HSYNC		TRUE		1000 23
VGA_VSYNC		TRUE		1000 23
DVI_DDC_CLK_UF		TRUE		1000 23
DVI_DDC_DATA_UF		TRUE		1000 23
DVI_HPD_UF		TRUE		1000 23
+5V_DDC_SLEEP	TRUE		2000 23 40	
LVDS	LVDS_L0N	TRUE		1000 21 23 39
	LVDS_L0P	TRUE		1000 21 23 39
	LVDS_L1N	TRUE		1000 21 23 39
	LVDS_L1P	TRUE		1000 21 23 39
	LVDS_L2N	TRUE		1000 21 23 39
	LVDS_L2P	TRUE		1000 21 23 39
	CLKLVDS_LN	TRUE		1000 21 23 39
	CLKLVDS_LP	TRUE		1000 21 23 39
	LVDS_DDC_CLK	TRUE		1000 21 23
	LVDS_DDC_DATA	TRUE		1000 21 23
	+3V_LCD	TRUE	2	2000 23 40
	+3V_SLEEP	TRUE	2	2000 40 41
INVERTER	+14V_INV	TRUE		2000 23 40
	+5V_INV_SW	TRUE		2000 23 40
	BRIGHT_PWM	TRUE		2000 23
	INV_GND	TRUE		2000 23
	TV_C	TRUE		1000 2000 23
	TV_Y	TRUE		2000 23
S-VIDEO	TV_COMP	TRUE		2000 23
	TV_GND1	TRUE		2000 23 40
	TV_GND2	TRUE		2000 23 40
	INT_I2S0_SND_TO_DAC	TRUE		1000 14 27
	INT_I2S0_SND_LRCLK	TRUE		1000 14 27
	INT_I2S0_SND_MCLK	TRUE		1000 14 27 37
	INT_I2S0_SND_SCLK	TRUE		1000 14 27
	INT_I2S0_SND_FROM_ADC	TRUE		1000 14 27
	SND_HP_MUTE_L	TRUE		1000 14 27
	SND_HP_MUTE	TRUE		1000 27
	SND_HW_RESET_L	TRUE		1000 14 27
	SND_HP_SENSE_L	TRUE		1000 14 27
LIO	SND_LIN_SENSE_L	TRUE		1000 14 27
	INT_I2C_CLK2	TRUE		1000 14 27
	INT_I2C_DATA2	TRUE		1000 14 27
	ADAPTER_DET	TRUE		1000 27 31
	CHARGE_LED_L	TRUE		1000 27 31
	NEC_LUSB_OCI_UF	TRUE		1000 17 27
	NEC_LUSB_PPON	TRUE		1000 17 27
	+5V_MAIN	TRUE	2	2000 40 41
	+5V_SLEEP	TRUE	2	3000 40 41
	+3V_SLEEP	TRUE		2000 40 41

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
USB	NEC_USB_DAM	TRUE		17 27 39
	NEC_USB_DAP	TRUE		17 27 39
	NEC_USB_DBM	TRUE		17 27 39
	NEC_USB_DBP	TRUE		17 27 39
	BT_USB_DM	TRUE		14 27 39
	BT_USB_DP	TRUE		14 27 39
	USB_TP4D_N	TRUE		14 24 39
	USB_TP4D_P	TRUE		14 24 39
	NEC_RUSB_PPON	TRUE		17 27
	NEC_RUSB_OCI_UF	TRUE		17 27
	PCI_AD<0..31>	TRUE		1000 9 12 17 18 26 39
	PCI_FRAME_L	TRUE		1000 12 17 18 26 39
	PCI_TRDY_L	TRUE		1000 12 17 18 26 39
	PCI_IRDY_L	TRUE		1000 12 17 18 26 39
	PCI_DEVSEL_L	TRUE		1000 12 17 18 26 39
	PCI_STOP_L	TRUE		1000 12 17 18 26 39
	PCI_PAR	TRUE		1000 12 17 18 26 39
	AIRPORT_PCI_REO_L	TRUE		1000 12 26
	AIRPORT_PCI_GNT_L	TRUE		1000 12 26
	AIRPORT_PCI_INT_L	TRUE		1000 14 26
MAIN_RESET_L	TRUE		1000 14 17 18 19 20 26	
CLK33M_AIRPORT	TRUE		1000 31	
PMU_PME_L	TRUE		1000 14 17 26 31	
ROM_ONBOARD_CS_L	TRUE		1000 9	
ROM_OE_L	TRUE		1000 9 12	
ROM_CS_L	TRUE		1000 9 12	
ROM_RW_L	TRUE		1000 9 12	
RF_DISABLE_L	TRUE		1000 26	
AIRPORT_CLKRUN_L	TRUE		1000 26	
+3V_AIRPORT	TRUE		2000 40	
OPTICAL	SIDE_OPTICAL_DATA<0..15>	TRUE		2000 26 39
	SIDE_OPTICAL_DMA_RQ	TRUE		2000 26 39
	SIDE_OPTICAL_READ_L	TRUE		2000 26 39
	SIDE_OPTICAL_DMAACK_L	TRUE		2000 26 39
	SIDE_OPTICAL_ADDR<0..2>	TRUE		2000 26 39
	SIDE_OPTICAL_CS0_L	TRUE		2000 26 39
	SIDE_OPTICAL_CS1_L	TRUE		2000 26 39
	SIDE_OPTICAL_RST_L	TRUE		2000 26 39
	SIDE_OPTICAL_WR_L	TRUE		2000 26 39
	SIDE_OPTICAL_IOCHRDY	TRUE		2000 26 39
	SIDE_OPTICAL_INT	TRUE		2000 26 39
	+5V_TP4D_SLEEP	TRUE		3000 40
TPAD_F_TXD	TRUE		3000	
TPAD_F_RXD	TRUE		3000	
MODEM/ SERIAL	SOFT_PWR_ON_L	TRUE		3000 23 24 31 35
	COMM_RESET_L	TRUE		4000 14 27
	COMM_SHUTDOWN	TRUE		4000
	COMM_RING_DET_L	TRUE		4000 14 27 31
	COMM_TXD_L	TRUE		4000 14 27
	COMM_TRXC	TRUE		4000 14 27
	COMM_GPIO_L	TRUE		4000 14 27
	COMM_DTR_L	TRUE		4000 14 27
	COMM_RTS_L	TRUE		4000 14 27
	COMM_RXD	TRUE		4000 14 27
	KBD_ID	TRUE		3000 24 31
	KBD_INTL	TRUE		3000
KBD_JIS	TRUE		3000	
KBD_CAPSLOCK_LED	TRUE		3000	
KBD_NUMLOCK_LED	TRUE		3000	
KBD_FUNCTION_L	TRUE		3000 24 31	
KBD_COMMAND_L	TRUE		3000 24 31	
KBD_OPTION_L	TRUE		3000 24 31	
KBD_CONTROL_L	TRUE		3000 24 31	
KBD_SHIFT_L	TRUE		3000 24 31	
KBD_X<0..9>	TRUE		3000 24 31	
KBD_Y<0..7>	TRUE		3000	
BATTERY	+BATT_POS	TRUE	(100 MIL PROBE PREFERRED)	1000 32 40
	BATT_NEG	TRUE	(100 MIL PROBE PREFERRED)	1000 32 40
	BATT_CLK	TRUE		1000 32
	BATT_DATA	TRUE		1000 32
	PMU_BATT_DET_L	TRUE		1000 31 32
	FANS	+FAN_PWR	TRUE	
FAN1_TACH		TRUE		3000 27
FAN2_TACH		TRUE		3000 27
FAN1_GND		TRUE		3000 40
FAN2_GND		TRUE		3000 40
ETHERNET		MDI_P<0..3>	TRUE	
	MDI_M<0..3>	TRUE		1000 28 39
FIREWIRE	FW_TP00P	TRUE		1000 29 30 39
	FW_TP00N	TRUE		1000 29 30 39
	FW_TP00R	TRUE		1000 30
	FW_TP10P	TRUE		1000 29 30 39
	FW_TP10N	TRUE		1000 29 30 39
	+FW_VP0	TRUE		1000 30 40
FW_VGND	TRUE		1000 41	

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
FIREWIRE (CONT.)	FW_TP01P	TRUE		1000 30 39
	FW_TP01N	TRUE		1000 30 39
	FW_TP11P	TRUE		1000 30 39
	FW_TP11N	TRUE		1000 30 39
	+FW_VP1	TRUE		1000 30 40
	FW_VGND	TRUE		1000 41
DC PWR IN	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED)	1000 32 33 40
	ST7_SLEEP_LED_H	TRUE		24
LMU/ALS	PMU_SLEEP_LED	TRUE		24
	PMU_LID_CLOSED_L	TRUE		24 31
	LMU_DETECT	TRUE		24
			TRUE	6 (100 MIL PROBE PREFERRED)
MISC.	SLEEP_LED	TRUE		24
	PMU_KB_RESET_L	TRUE		24
	SLEEP	TRUE		24 27 31 34 38
	PMU_CPU_HRESET_L	TRUE		6 31
	BB_RESET_L	TRUE		6
	+3V_PMU_RESET	TRUE		31 35
	MMM_ACC_X_AXIS	TRUE		25
	MMM_ACC_Y_AXIS	TRUE		25
	MMM_ACC_Z_AXIS	TRUE		25
	MMM_ACC_SELFTEST	TRUE		25
	+BATT_ISNS_P	TRUE		25
	+PPBATT_ISNS_N	TRUE		25
+PWR_SUPERCAP	TRUE		33	
REMOVE CONSTRAIN FOR UNUSED FUNCTIONAL TP				
	+3V_HALL_EFFECT			24 40
	LID_CLOSED_L			24
	TMDS_DN<0..2>			20 23 39
	TMDS_DP<0..2>			20 23 39

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER 051-6680 REV. E
 SCALE NONE SHEET 41 OF 46

REVISION HISTORY

EVT2 RELEASE

- 08/13/04 - 1. CHANGE EXT TMD5 SWING RESISTORS TO 510 OHM (R869, R876), REMOVE SI_RESET PULL HIGH
2. CHANGE RGB SIGNAL INPEDENCE (R341, R342, R346, R456, R458, R462)
3. ADD 2 RESISTORS (NO STUFF) BETWEEN FAN_PWM AND FAN_PWM_L OF FAN1 AND FAN2
4. CHANGE 2 CAPS (C233, C803) TO IMPROVE FEEDBACK PROTECTION AND PBUS CURRENT LIMIT CIRCUIT
5. MODIFY CPU_VCORE VID AND CPU_VCORE SETTING
- 08/16/04 - 1. MODIFY CPU_AVDD SETTING
- 08/20/04 - 1. ADD TRACKPAD POWER +5V_TPAD CONTROL CIRCUIT
- 09/01/04 - 1. CHANGE ALL FONTS INTO SMALL ONES
- 09/02/04 - 1. MODIFT CPU_VCORE VID AND CPU_VCORE SEETING AGAIN
2. MODIFY CPU_AVDD SEETING AGAIN
3. CHANGE INT TMD5 DAMPING RESISTERS (R760-R767) TO 0 OHM
- 09/03/04 - 1. ADD MMM CIRCUIT, ARRANGE 2 INTREPID GPIOS FOR MM_FFIRQ_L, MM_SIRQ_L AND PULL UP RESISTORS R801, R802
2. ADD R803 BETWEEN DP6 AND DCDC_IN
3. ADD R804 AND SUPERCAP C692 ON +4_6V_BU
4. CHANGE TRACKPAD CONNECTOR J10 AND PIN OUT
- 09/06/04 - 1. ADD EMI SOLUTION L12
- 09/07/04 - 1. CHANGE TRACKPAD CONNECTOR PIN OUT
- 09/08/04 - 1. ADD BATTERY CURRENT SENSOR CIRCUIT
- 09/09/04 - 1. ADD EMI SOLUTION R816; ADD MMM RESET CIRCUIT
- 09/10/04 - 1. MODIFY FIREWIRE PORT0 POWER CIRCUIT
2. ADD NET FROM BATTERY CURRENT SENSOR CIRCUIT TO PMU
- 09/13/04 - 1. ADD CURRENT LIMITER R821 BETWEEN PMU(U29) AND U33
2. ADD PULL UP AND PULL DOWN RESISTORS FOR MMM SENSOR

DVT RELEASE

- 09/27/04 - 1. ADD ST MMM SENSOR CIRCUIT
- 10/14/04 - 2. ADD FIREWIRE POWER PROTECT CIRCUIT
- 10/15/04 - 3. CHANGE EXT_TMD5 TERMINAL RESISTERS AND V SWINING RESISTOR
- 10/22/04 - 4. CHANGE FAN CONTROLLER FROM ADT7460 TO ADT7467
- 11/02/04 - 5. CHANGE BBANG IC TO ATTINY2313

PVT RELEASE

- 12/17/04 - 1. REMOVE ALL OPEN JUMPER
- 12/17/04 - 2. SCHEMATIC RELEASE FOR PRODUCTION

PVT RELEASE (REV C)

- 02/11/05 - 1. CHANGE FW F3 TO 740S0018

PRODUCTION RELEASE (REV D)

- 04/12/05 - 1. ADD MPU R1.4
2. CHANGE 88E1111 B1(338S0223) TO PRIMARY AND B0 (338S0079) TO SECONDARY

PRODUCTION RELEASE (REV E)

- 08/24/05 - 1. ADD MPU R1.5 (337S3217 AND 337S3218)
- 08/25/05 - 1. ADD 341S1792 (BOOTROM,4.9.1F3)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	E
SCALE NONE	SHT 42	OF 46

8 7 6 5 4 3 2 1

Main table containing signal names and their corresponding reference values across 8 columns and 8 rows. The table is organized into a grid with column headers 8-1 and row headers A-D.

8 7 6 5 4 3 2 1

Vertical text on the right margin, possibly a page number or reference label.

	8	7	6	5	4	3	2	1
D	R397 RES 19 R398 RES 36 R399 RES 34 R400 RES 34 R401 RES 24 R402 RES 34 R403 RES 34 R404 RES 34 R405 RES 34 R406 RES 34 R407 RES 34 R408 RES 34 R409 RES 34 R410 RES 34 R411 RES 34 R412 RES 29 R413 RES 29 R414 RES 29 R415 RES 29 R416 RES 29 R418 RES 29 R419 RES 29 R420 RES 28 R421 RES 28 R422 RES 28 R423 RES 28 R424 RES 28 R425 RES 28 R426 RES 29 R427 RES 28 R428 RES 28 R429 RES 28 R430 RES 28 R431 RES 28 R432 RES 28 R433 RES 28 R434 RES 28 R435 RES 28 R436 RES 28 R437 RES 28 R438 RES 28 R439 RES 28 R440 RES 28 R441 RES 28 R442 RES 28 R443 RES 28 R444 RES 29 R445 RES 29 R446 RES 30 R447 RES 30 R448 RES 30 R449 RES 5 R450 RES 14 R451 RES 30 R452 RES 5 R453 RES 5 R454 RES 27 R455 RES 5 R456 RES 23 R457 RES 14 R458 RES 23 R459 RES 23 R460 RES 23 R461 RES 30 R462 RES 30 R463 RES 23 R464 RES 23 R465 RES 23 R466 RES 23 R467 RES 23 R468 RES 23 R469 RES 23 R470 RES 23 R471 RES 23 R472 RES 23 R473 RES 23 R474 RES 23 R475 RES 23 R476 RES 23 R477 RES 23 R478 RES 23 R479 RES 23 R480 RES 23 R481 RES 23 R482 RES 23 R483 RES 23 R484 RES 23 R485 RES 23 R486 RES 23 R487 RES 23 R488 RES 23 R489 RES 23 R490 RES 23 R491 RES 23 R492 RES 23 R493 RES 23 R494 RES 23 R495 RES 23 R496 RES 23 R497 RES 23 R498 RES 23 R499 RES 23 R500 RES 23 R501 RES 23 R502 RES 23 R503 RES 23 R504 RES 23 R505 RES 23 R506 RES 23 R507 RES 23 R508 RES 23 R509 RES 23 R510 RES 23 R511 RES 23 R512 RES 23 R513 RES 23 R514 RES 23 R515 RES 23 R516 RES 23 R517 RES 23 R518 RES 23 R519 RES 23 R520 RES 23 R521 RES 23 R522 RES 23 R523 RES 23 R524 RES 23 R525 RES 23 R526 RES 23 R527 RES 23 R528 RES 23 R529 RES 23 R530 RES 23 R531 RES 23 R532 RES 23 R533 RES 23 R534 RES 23 R535 RES 23 R536 RES 23 R537 RES 23 R538 RES 23 R539 RES 23 R540 RES 23 R541 RES 23 R542 RES 23 R543 RES 23 R544 RES 23 R545 RES 23 R546 RES 23 R547 RES 23 R548 RES 23 R549 RES 23 R550 RES 23 R551 RES 23 R552 RES 23 R553 RES 23 R554 RES 23 R555 RES 23 R556 RES 23 R557 RES 23 R558 RES 23 R559 RES 23 R560 RES 23 R561 RES 23 R562 RES 23 R563 RES 23 R564 RES 23	R565 RES 14 R566 RES 36 R567 RES 14 R568 RES 24 R569 RES 24 R570 RES 26 R571 RES 26 R572 RES 34 R573 RES 26 R574 RES 26 R575 RES 31 R576 RES 31 R577 RES 24 R578 RES 26 R579 RES 26 R580 RES 31 R581 RES 31 R582 RES 31 R583 RES 31 R584 RES 31 R585 RES 31 R586 RES 31 R587 RES 31 R588 RES 31 R589 RES 31 R590 RES 31 R591 RES 31 R592 RES 31 R593 RES 31 R594 RES 31 R595 RES 31 R596 RES 20 R597 RES 19 R598 RES 11 R599 RES 31 R600 RES 31 R601 RES 36 R602 RES 31 R603 RES 14 R604 RES 33 R605 RES 33 R606 RES 17 R607 RES 17 R608 RES 17 R609 RES 17 R610 RES 17 R611 RES 24 R612 RES 17 R613 RES 17 R614 RES 17 R615 RES 17 R616 RES 24 R617 RES 17 R618 RES 8 R619 RES 8 R620 RES 8 R621 RES 8 R622 RES 8 R623 RES 8 R624 RES 8 R625 RES 8 R626 RES 8 R627 RES 8 R628 RES 8 R629 RES 8 R630 RES 13 R631 RES 35 R632 RES 27 R633 RES 27 R634 RES 35 R635 RES 14 R636 RES 17 R637 RES 6 R638 RES 8 R639 RES 8 R640 RES 8 R641 RES 8 R642 RES 8 R643 RES 8 R644 RES 8 R645 RES 8 R646 RES 8 R647 RES 20 R648 RES 8 R649 RES 8 R650 RES 8 R651 RES 8 R652 RES 8 R653 RES 8 R654 RES 8 R655 RES 8 R656 RES 8 R657 RES 8 R658 RES 8 R659 RES 8 R660 RES 8 R661 RES 8 R662 RES 8 R663 RES 8 R664 RES 8 R665 RES 8 R666 RES 8 R667 RES 8 R668 RES 8 R669 RES 8 R670 RES 8 R671 RES 20 R672 RES 24 R673 RES 23 R674 RES 9 R675 RES 20 R676 RES 20 R677 RES 8 R678 RES 8 R679 RES 8 R680 RES 8 R681 RES 8 R682 RES 8 R683 RES 8 R684 RES 8 R685 RES 8 R686 RES 27 R687 RES 27 R688 RES 27 R689 RES 27 R690 RES 33 R691 RES 14 R692 RES 6 R693 RES 8 R694 RES 8 R695 RES 8 R696 RES 8 R697 RES 8 R698 RES 8 R699 RES 8 R700 RES 27 R701 RES 27 R702 RES 14 R703 RES 27 R704 RES 27 R705 RES 14 R706 RES 35 R707 RES 6 R708 RES 26 R709 RES 6 R710 RES 32 R711 RES 23 R712 RES 6 R713 RES 33 R714 RES 18 R715 RES 32 R716 RES 32 R717 RES 21 R718 RES 18 R719 RES 18 R720 RES 12 R721 RES 18 R722 RES 18 R723 RES 21 R724 RES 18 R725 RES 32 R726 RES 18 R727 RES 32 R728 RES 32 R729 RES 32 R730 RES 32 R731 RES 32 R732 RES 32	R733 RES 32 R734 RES 32 R735 RES 32 R736 RES 32 R737 RES 26 R738 RES 32 R739 RES 26 R740 RES 32 R741 RES 32 R742 RES 32 R743 RES 35 R744 RES 32 R745 RES 32 R746 RES 14 R747 RES 26 R748 RES 5 R749 RES 27 R750 RES 23 R751 RES 27 R752 RES 27 R753 RES 23 R754 RES 24 R755 RES 5 R756 RES 18 R757 RES 35 R758 RES 24 R759 RES 20 R760 RES 20 R761 RES 20 R762 RES 20 R763 RES 20 R764 RES 20 R765 RES 20 R766 RES 20 R767 RES 20 R768 RES 20 R769 RES 20 R770 RES 27 R771 RES 14 R772 RES 27 R773 RES 27 R774 RES 27 R775 RES 5 R776 RES 20 R777 RES 10 R778 RES 27 R779 RES 21 R780 RES 20 R781 RES 20 R782 RES 20 R783 RES 20 R784 RES 24 R785 RES 25 R786 RES 21 R787 RES 22 R788 RES 22 R789 RES 24 R790 RES 35 R791 RES 35 R792 RES 35 R793 RES 25 R794 RES 25 R795 RES 25 R796 RES 25 R797 RES 25 R798 RES 17 R799 RES 25 R800 RES 25 R801 RES 14 R802 RES 14 R803 RES 30 R804 RES 33 R805 RES 25 R806 RES 27 R807 RES 27 R808 RES 27 R809 RES 24 R810 RES 25 R811 RES 25 R812 RES 25 R813 RES 25 R814 RES 28 R815 RES 31 R816 RES 30 R817 RES 27 R818 RES 25 R819 RES 31 R820 RES 25 R821 RES 31 R822 RES 25 R823 RES 25 R824 RES 25 R825 RES 31 R826 RES 31 R827 RES 25 R828 RES 20 R829 RES 20 R830 RES 30 R831 RES 30 R832 RES 20 R833 RES 30 R834 RES 30 R835 RES 30 R836 RES 30 R837 RES 30 R838 RES 6 R839 RES 6 R840 RES 21 R841 RES 22 R842 RES 22 R843 RES 22 R844 RES 6 R845 RES 6 R846 RES 6 R847 RES 6 R848 RES 27 R849 RES 20 R850 RES 20 R851 RES 20 R852 RES 20 R853 RES 20 R854 RES 20 R855 RES 20 R856 RES 20 R857 RES 20 R858 RES 20 R859 RES 20 R860 RES 20 R861 RES 20 R862 RES 20 R863 RES 20 R864 RES 20 R865 RES 20 R866 RES 20 R867 RES 20 R868 RES 20 R869 RES 20 R870 RES 20 R871 RES 20 R872 RES 20 R873 RES 20 R874 RES 20 R875 RES 20 R876 RES 20 R877 RES 20 R878 RES 20 R879 RES 20 R880 RES 20 R881 RES 20 R882 RES 20 R883 RES 20 R884 RES 20 R885 RES 20 R886 RES 20 R887 RES 20 R888 RES 20 R889 RES 20 R890 RES 20 R891 RES 20 R892 RES 20 R893 RES 20 R894 RES 20 R895 RES 20 R896 RES 20 R897 RES 20 R898 RES 20 R899 RES 20 R900 RES 20 R901 RES 20 R902 RES 20 R903 RES 20 R904 RES 20 R905 RES 20 R906 RES 20 R907 RES 20 R908 RES 20 R909 RES 20 R910 RES 20 R911 RES 20 R912 RES 20 R913 RES 20 R914 RES 20 R915 RES 20 R916 RES 20 R917 RES 20 R918 RES 20 R919 RES 20 R920 RES 20 R921 RES 20 R922 RES 20 R923 RES 20 R924 RES 20 R925 RES 20 R926 RES 20 R927 RES 20 R928 RES 20 R929 RES 20 R930 RES 20 R931 RES 20 R932 RES 20 R933 RES 20 R934 RES 20 R935 RES 20 R936 RES 20 R937 RES 20 R938 RES 20 R939 RES 20 R940 RES 20	R941 RPAK4P 31 R942 RPAK10P2C 24 R943 RPAK4P 17 R944 RPAK4P 17 R945 RPAK4P 17 R946 RPAK10P2C 6 R947 RPAK4P 26 R948 RPAK4P 20 R949 RPAK4P 20 R950 RPAK4P 20 R951 RPAK4P 20 R952 RPAK4P 20 R953 RPAK4P 20 R954 RPAK4P 20 R955 RPAK4P 20 R956 RPAK4P 20 R957 RPAK4P 20 R958 RPAK4P 20 R959 RPAK4P 20 R960 RPAK4P 20 R961 RPAK4P 20 R962 RPAK4P 20 R963 RPAK4P 20 R964 RPAK4P 20 R965 RPAK4P 20 R966 RPAK4P 20 R967 RPAK4P 20 R968 RPAK4P 20 R969 RPAK4P 20 R970 RPAK4P 20 R971 RPAK4P 20 R972 RPAK4P 20 R973 RPAK4P 20 R974 RPAK4P 20 R975 RPAK4P 20 R976 RPAK4P 20 R977 RPAK4P 20 R978 RPAK4P 20 R979 RPAK4P 20 R980 RPAK4P 20 R981 RPAK4P 20 R982 RPAK4P 20 R983 RPAK4P 20 R984 RPAK4P 20 R985 RPAK4P 20 R986 RPAK4P 20 R987 RPAK4P 20 R988 RPAK4P 20 R989 RPAK4P 20 R990 RPAK4P 20 R991 RPAK4P 20 R992 RPAK4P 20 R993 RPAK4P 20 R994 RPAK4P 20 R995 RPAK4P 20 R996 RPAK4P 20 R997 RPAK4P 20 R998 RPAK4P 20 R999 RPAK4P 20 R1000 RPAK4P 20	<div style="border: 1px solid black; padding: 5px;"> R1001 HOLE_VIA 4 R1002 HOLE_VIA 4 R1003 HOLE_VIA 4 R1004 HOLE_VIA 4 R1005 HOLE_VIA 4 R1006 HOLE_VIA 4 R1007 HOLE_VIA 4 R1008 HOLE_VIA 4 R1009 HOLE_VIA 4 R1010 HOLE_VIA 4 R1011 HOLE_VIA 4 R1012 HOLE_VIA 4 R1013 HOLE_VIA 4 R1014 HOLE_VIA 4 R1015 HOLE_VIA 4 R1016 HOLE_VIA 4 R1017 HOLE_VIA 4 R1018 HOLE_VIA 4 R1019 HOLE_VIA 4 R1020 HOLE_VIA 4 R1021 HOLE_VIA 4 R1022 HOLE_VIA 4 R1023 HOLE_VIA 4 R1024 HOLE_VIA 4 R1025 HOLE_VIA 4 R1026 HOLE_VIA 4 R1027 HOLE_VIA 4 R1028 HOLE_VIA 4 R1029 HOLE_VIA 4 R1030 HOLE_VIA 4 R1031 HOLE_VIA 4 R1032 HOLE_VIA 4 R1033 HOLE_VIA 4 R1034 HOLE_VIA 4 R1035 HOLE_VIA 4 R1036 HOLE_VIA 4 R1037 HOLE_VIA 4 R1038 HOLE_VIA 4 R1039 HOLE_VIA 4 R1040 HOLE_VIA 4 R1041 HOLE_VIA 4 R1042 HOLE_VIA 4 R1043 HOLE_VIA 4 R1044 HOLE_VIA 4 R1045 HOLE_VIA 4 R1046 HOLE_VIA 4 R1047 HOLE_VIA 4 R1048 HOLE_VIA 4 R1049 HOLE_VIA 4 R1050 HOLE_VIA 4 R1051 HOLE_VIA 4 R1052 HOLE_VIA 4 R1053 HOLE_VIA 4 R1054 HOLE_VIA 4 R1055 HOLE_VIA 4 R1056 HOLE_VIA 4 R1057 HOLE_VIA 4 R1058 HOLE_VIA 4 R1059 HOLE_VIA 4 R1060 HOLE_VIA 4 R1061 HOLE_VIA 4 R1062 HOLE_VIA 4 R1063 HOLE_VIA 4 R1064 HOLE_VIA 4 R1065 HOLE_VIA 4 R1066 HOLE_VIA 4 R1067 HOLE_VIA 4 R1068 HOLE_VIA 4 R1069 HOLE_VIA 4 R1070 HOLE_VIA 4 R1071 HOLE_VIA 4 R1072 HOLE_VIA 4 R1073 HOLE_VIA 4 R1074 HOLE_VIA 4 R1075 HOLE_VIA 4 R1076 HOLE_VIA 4 R1077 HOLE_VIA 4 R1078 HOLE_VIA 4 R1079 HOLE_VIA 4 R1080 HOLE_VIA 4 R1081 HOLE_VIA 4 R1082 HOLE_VIA 4 R1083 HOLE_VIA 4 R1084 HOLE_VIA 4 R1085 HOLE_VIA 4 R1086 HOLE_VIA 4 </div>	B	A	