

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.  
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.  
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
C	0000734528	PRODUCTION RELEASED		2009-06-04

# K24 MLB SCHEMATIC

## 6/12/2009

Page	Contents	Sync	Date
1	Table of Contents	T17_MLB	08/22/2007
2	System Block Diagram	T18_MLB	12/12/2007
3	Power Block Diagram	DRAGON	03/13/2008
4	BOM Configuration	H97_MLB	
5	Revision History	H97_MLB	
6	FUNC TEST	H97_MLB	
7	Power Aliases	BEN	04/21/2008
8	SIGNAL ALIAS	H97_MLB	
9	CPU FSB	T18_MLB	12/12/2007
10	CPU Power & Ground	T18_MLB	12/12/2007
11	CPU Decoupling	RAYMOND	03/31/2008
12	eXtended Debug Port(MiniXDP)	K19_MLB	11/07/2008
13	MCP CPU Interface	T18_MLB	04/04/2008
14	MCP Memory Interface	T18_MLB	04/04/2008
15	MCP Memory Misc	T18_MLB	04/04/2008
16	MCP PCIe Interfaces	T18_MLB	04/04/2008
17	MCP Ethernet & Graphics	T18_MLB	04/04/2008
18	MCP PCI & LPC	T18_MLB	04/04/2008
19	MCP SATA & USB	T18_MLB	04/04/2008
20	MCP HDA & MISC	T18_MLB	06/26/2008
21	MCP Power & Ground	T18_MLB	04/04/2008
22	MCP Standard Decoupling	T18_MLB	04/04/2008
23	MCP Graphics Support	T18_MLB	12/12/2007
24	SB Misc	RAYMOND	04/05/2008
25	FSB/DDR3 Vref Margining	BEN	03/31/2008
26	DDR3 SO-DIMM Connector A	BEN	06/30/2008
27	DDR3 SO-DIMM Connector B	BEN	05/09/2008
28	DDR3 Support	T18_MLB	04/04/2008
29	Right Clutch Connector	YITE	04/22/2008
30	SECUREDIGITAL CARD READER	YEMURI	01/30/2009
31	Ethernet PHY (RTL8211CL)	SUMA	05/23/2008
32	Ethernet & AirPort Support	SUMA	07/01/2008
33	ETHERNET CONNECTOR	SUMA	04/04/2008
34	FireWire LLC/PHY (FW643)	K19_MLB	11/02/2008
35	FireWire Port Power	YUN_K19_MLB	12/22/2008


Page	Contents	Sync	Date
36	FireWire Ports	K19_MLB	11/02/2008
37	SATA Connectors	K19_MLB	12/04/2008
38	External USB Connectors	YUAN.MA	01/18/2008
39	Front Flex Support	YUAN.MA	05/28/2008
40	SMC	T18_MLB	06/26/2008
41	SMC Support	YUAN.MA	05/28/2008
42	LPC+SPI Debug Connector	CHANGZHANG	05/09/2008
43	K24 SMBUS CONNECTIONS	BEN	04/21/2008
44	VOLTAGE SENSING	YUNWU	02/04/2008
45	Current Sensing	YUNWU	12/17/2008
46	Thermal Sensors	YUNWU	03/20/2008
47	Fan	CHANGZHANG	01/18/2008
48	WELLSPRING 1	YUAN.MA	04/22/2008
49	WELLSPRING 2	YUAN.MA	05/09/2008
50	SMS	YUNWU	06/26/2008
51	SPI ROM	CHANGZHANG	05/02/2008
52	AUDIO: CODEC/REGULATOR	AUDIO	03/04/2009
53	AUDIO: LINE INPUT FILTER	AUDIO	01/31/2009
54	AUDIO: HEADPHONE FILTER	AUDIO	02/03/2009
55	AUDIO: SPEAKER AMP	AUDIO	12/18/2008
56	AUDIO: JACK	AUDIO	03/20/2009
57	AUDIO: JACK TRANSLATORS	AUDIO	03/20/2009
58	DC-In & Battery Connectors	YUNWU	12/11/2008
59	PBUS Supply/Battery Charger	RAYMOND	01/31/2008
60	5V/3.3V SUPPLY	RAYMOND	02/08/2008
61	1.5V/0.75V DDR3 SUPPLY	RAYMOND	01/31/2008
62	IMVP6 CPU VCore Regulator	RAYMOND	01/31/2008
63	MCP CORE REGULATOR	K19_MLB	12/10/2008
64	CPU VTT(1.05V) SUPPLY	RAYMOND	02/08/2008
65	MISC POWER SUPPLIES	RAYMOND	01/23/2008
66	POWER SEQUENCING	YUAN.MA	12/11/2008
67	POWER FETS	YUAN.MA	12/11/2008
68	LVDS CONNECTOR	SMARTIN	04/04/2008
69	DISPLAYPORT SUPPORT	AMASON	04/18/2008
70	DisplayPort Connector	AMASON	06/30/2008

Page	Contents	Sync	Date
71	LCD BACKLIGHT DRIVER	KIRAN	12/05/2008
72	LCD Backlight Support	YITE	06/30/2008
73	CPU/FSB Constraints	T18_MLB	01/04/2008
74	Memory Constraints	T18_MLB	01/04/2008
75	MCP Constraints 1	T18_MLB	01/04/2008
76	MCP Constraints 2	T18_MLB	12/14/2007
77	Ethernet Constraints	T18_MLB	03/19/2008
78	FireWire Constraints	K19_MLB	12/01/2008
79	SMC Constraints	T18_MLB	01/04/2008
80	K24 SPECIAL CONSTRAINTS	H97_MLB	
81	K24 RULE DEFINITIONS	H97_MLB	

Schematic / PCB #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7898	1	SCHEM,MLB,K24	SCH	CRITICAL	
820-2530	1	PCBF,MLB,K24	PCB	CRITICAL	

DRAWING TITLE		SCHEM,MLB,K24	
Apple Inc.	DRAWING NUMBER	051-7898	SIZE D
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 81	
IV ALL RIGHTS RESERVED			



SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
System Block Diagram			
Apple Inc.		CREATION NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 2 OF 109	
I I NOT TO REPRODUCE OR COPY IT		SHEET	
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		CURRENT DESIGN SHEET	
I I ALL RIGHTS RESERVED		OF <TOTAL DESIGN SHEETS>	

# K24 POWER SYSTEM ARCHITECTURE



PAGE TITLE		SYNC DATE=03/13/2008	
<b>Power Block Diagram</b>			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			
		PAGE	3 OF 109
		SHEET	<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

8

7

6

5

4

3

2

1

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9923	PCBA,MLB,BETTER,K24	K24_COMMON,CPU_2_26GHZ,EEE_6GC,KB_BL
630-9924	PCBA,MLB,BEST,K24	K24_COMMON,CPU_2_53GHZ,EEE_6GD,KB_BL

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LHL,F/N LABEL,PCB,28MM X 6 MM	[EEE:6G4]	CRITICAL	EEE_6G4
826-4393	1	LHL,F/N LABEL,PCB,28MM X 6 MM	[EEE:6GC]	CRITICAL	EEE_6GC
826-4393	1	LHL,F/N LABEL,PCB,28MM X 6 MM	[EEE:6GD]	CRITICAL	EEE_6GD

BOM Groups

BOM GROUP	BOM OPTIONS
K24_COMMON	COMMON,ALTERNATE,K24_MCP,K24_MISC,K24_DEBUG_PROD,K24_PROGPARTS
K24_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K24_MISC	ONEWIRE_PU,DP_ESD,MIKEY,BKLT_PROD,SUPERCAP_NO,LDO_NO
K24_PROGPARTS	BOOTROM_PROD,SMC_PROD,IR_PROD,WELLSPRING_PROD
K24_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K24_DEBUG_PVT	DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN
K24_DEBUG_PROD	BMON_PROD,SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN
K24_DEVEL_ENG	BMON_ENG,XDP_CONN,LPCPLUS,VREFMRGN,FWPHY_WAKE_YES
K24_DEVEL_PVT	LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3646	1	PDC,SIGSE,PRQ,2.0,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_0GHZ
337S3704	1	PDC,SIGSE,PRQ,2.26,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_26GHZ
337S3639	1	PDC,SL4M,PRQ,2.4,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3756	1	PDC,SIGPU,PRQ,2.53,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3761	1	PDC,SIGLA,PRQ,2.66,25W,1066,M0,3M,BGA	U1000	CRITICAL	CPU_2_66GHZ
338S0710	1	IC,OMCP,MCP79,35X35MM,BGA1437,B03	U1400	CRITICAL	MCP_B03

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0563	1	IC,SMC,MS8/2117,9X9MM,TLP,HF	U4900	CRITICAL	SMC_BLANK
341S2445	1	IC,SMC,K24	U4900	CRITICAL	SMC_PROD
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2441	1	IC,PRGM,EFI BOOTROM,UNLOCK,K24	U6100	CRITICAL	BOOTROM_PROD
338S0375	1	IC,CY7C63833,ENCORE II,USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093	1	IC,IR CONTROLLER,M97	U4800	CRITICAL	IR_PROD
337S2983	1	IC,PSOC+ W/ USB,56 PIN,MLF,CY8C34794	U5701	CRITICAL	WELLSPRING_BLANK
341S2503	1	IC,PRGM,WELLSPRING CONTROLLER	U5701	CRITICAL	WELLSPRING_PROD

LOCKED BOOTROM APN IS 341S2443


Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	CYRTEC AS ALTERNATE
152S0796	152S0685		ALL	CYRTEC AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE
128S0093	128S0218		ALL	EMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE
152S1025	152S1024		ALL	TOKO AS ALTERNATE
337S3769	337S3704		ALL	INTEL P7930 CPU AS ALTERNATE
353S2718	353S2310		ALL	INTERTEL AS ALTERNATE

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0741	1	K24 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

# K24 BOARD STACK-UP



SYNC MASTER=M97 MLB

**BOM Configuration**

Apple Inc. 051-7898 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE 4 OF 109 SHEET

4 OF 109 SHEET

4 OF 109 SHEET

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

Revision History

D

D

C

C

B

B

A

A

SYNC MASTER=M97 MLB	
Revision History	
Apple Inc.	051-7898 D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION C.0.0 BRANCH PAGE 5 OF 109 SHEET
CURRENT DESIGN SHEET	

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6

5

4

3

2

1

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

# Functional Test Points

## Fan Connectors

8000 TRUE PP5V S0 (NEED 3 TP) 603 705  
 8001 TRUE FAN RT PWM 4784  
 8002 TRUE FAN RT TACH 4704  
 (NEED TO ADD 3 GND TP)

## MIC FUNC\_TEST

8003 TRUE BI MIC LO 5602 5781  
 8004 TRUE BI MIC HI 5602 5781  
 8005 TRUE BI MIC SHIELD 5602 5781

## SPEAKER FUNC\_TEST

8006 TRUE SPKRAMP L N\_OUT 5542 5682  
 8007 TRUE SPKRAMP L P\_OUT 5582 5682  
 8008 TRUE SPKRAMP R N\_OUT 5582 5682  
 8009 TRUE SPKRAMP R P\_OUT 5582 5682  
 8010 TRUE SPKRAMP SUB N\_OUT 5582 5682  
 8011 TRUE SPKRAMP SUB P\_OUT 5582 5682

## THERMAL FUNC\_TEST

8012 TRUE MCPTHMSNS D2 P 4685 8003  
 8013 TRUE MCPTHMSNS D2 N 4685 8003

## LVDS FUNC\_TEST

8014 TRUE PP3V3 LCDVDD SW F 603 6802  
 8015 TRUE PP3V3 S0 LCD F 6803  
 8016 TRUE PPVOUT S0 LCDBKLT 603 6882 7101  
 8017 TRUE LVDS IG DDC CLK 1783 6805  
 8018 TRUE LVDS IG DDC DATA 1783 6805  
 8019 TRUE LVDS IG A DATA N<0> 1783 6802 7583  
 8020 TRUE LVDS IG A DATA P<0> 1783 6802 7583  
 8021 TRUE LVDS IG A DATA N<1> 1783 6802 7583  
 8022 TRUE LVDS IG A DATA P<1> 1783 6802 7583  
 8023 TRUE LVDS IG A DATA N<2> 1783 6802 7583  
 8024 TRUE LVDS IG A DATA P<2> 1783 6802 7583  
 8025 TRUE LVDS IG A CLK F N 6802 7583  
 8026 TRUE LVDS IG A CLK F P 6802 7583  
 8027 TRUE LED RETURN 1 6883 7181  
 8028 TRUE LED RETURN 2 6883 7181  
 8029 TRUE LED RETURN 3 6883 7181  
 8030 TRUE LED RETURN 4 6883 7181  
 8031 TRUE LED RETURN 5 6883 7181  
 8032 TRUE LED RETURN 6 6883 7181  
 8033 TRUE TP\_BKL\_SYNC 6802  
 (NEED TO ADD 5 GND TP)

## SATA ODD CONN

8034 TRUE PP5V SW ODD (NEED 4 TP) 603 3703  
 8035 TRUE SMC ODD\_DETECT 3707 4088  
 8036 TRUE SATA ODD D2R C P 3706 75A3  
 8037 TRUE SATA ODD D2R C N 3706 75A3  
 8038 TRUE SATA ODD R2D P 3706 75A3  
 8039 TRUE SATA ODD R2D N 6A7 3706 75A3  
 (NEED TO ADD 4 GND TP)

## SATA HDD/IR/SIL

8040 TRUE PP5V S0 HDD FLT (NEED 4 TP) 603 3786  
 8041 TRUE SATA HDD R2D P 37A5 75A3  
 8042 TRUE SATA HDD R2D N 37A5 75A3  
 8043 TRUE SATA HDD D2R C P 37B5 75A3  
 8044 TRUE SATA HDD D2R C N 37B5 75A3  
 8045 TRUE SYS\_LED\_ANODE\_R 37A7  
 8046 TRUE IR\_RX\_OUT 37A7 3904  
 8047 TRUE PP5V S3 IR\_R 37A7  
 (NEED TO ADD 4 GND TP)

## BATT POWER CONN

8048 TRUE SMBUS\_SMC\_BSA\_SCL 6A7 4305 7903  
 8049 TRUE SMBUS\_SMC\_BSA\_SDA 4305 7903  
 8050 TRUE SYS\_DETECT\_L 58A4  
 8051 TRUE BATT\_POS\_F (NEED 3 TP) 58A7 5888 59A3  
 (NEED TO ADD 3 GND TP)

## BATT SIGNAL CONN

8052 TRUE PP3V42\_G3H (NEED 3 TP) 685 603 701  
 8053 TRUE SMBUS\_SMC\_BSA\_SCL 6A7 4305 7903  
 8054 TRUE SMBUS\_SMC\_BSA\_SCL 6A7 4305 7903  
 8055 TRUE SMC\_BIL\_BUTTON\_L 4005 5804  
 8056 TRUE SMC\_LID\_R 5802  
 (NEED TO ADD 5 GND TP)

## RIGHT CLUTCH CONN

8057 TRUE PP5V\_S3\_BTCAMERA\_F 2907  
 8058 TRUE PCIE\_MINI\_D2R\_P 1886 2907 7503  
 8059 TRUE PCIE\_MINI\_D2R\_N 1886 2907 7503  
 8060 TRUE PCIE\_MINI\_R2D\_P 2907 7503  
 8061 TRUE PCIE\_MINI\_R2D\_N 2907 7503  
 8062 TRUE PCIE\_CLK100M\_MINI\_CONN\_P 2907 7503  
 8063 TRUE PCIE\_CLK100M\_MINI\_CONN\_N 2907 7503  
 8064 TRUE USB\_CAMERA\_CONN\_P 2987 7603  
 8065 TRUE USB\_CAMERA\_CONN\_N 2987 7603  
 8066 TRUE PP5V\_WLAN 603 (NEED 2 TP)  
 8067 TRUE PCIE\_WAKE\_L 1886 2907  
 8068 TRUE SMBUS\_SMC\_A\_S3\_SCL 605 4302 7903  
 8069 TRUE SMBUS\_SMC\_A\_S3\_SDA 605 4302 7903  
 8070 TRUE CONN\_USB2\_BT\_P 2987 7603  
 8071 TRUE CONN\_USB2\_BT\_N 2987 76A3  
 8072 TRUE MINI\_CLKREQ\_O\_L 2907  
 8073 TRUE MINI\_RESET\_CONN\_L 29A7  
 (NEED TO ADD 6 GND TP)

## IPD\_FLEX\_CONN

8074 TRUE PP3V3\_S3\_LDO 603 4984 4903  
 8075 TRUE PP18V5\_S3 603 4901 4903  
 8076 TRUE Z2\_CS\_L 4808 4903  
 8077 TRUE Z2\_DEBUG3 4808 4903  
 8078 TRUE Z2\_MOS1 4808 4903  
 8079 TRUE Z2\_MISO 4808 4903  
 8080 TRUE Z2\_SCLK 4808 4903  
 8081 TRUE Z2\_BOOST\_EN 4903 4905  
 8082 TRUE Z2\_HOST\_INTN 4808 4903  
 8083 TRUE Z2\_CLKIN 4806 4903  
 8084 TRUE Z2\_KEY\_ACT\_L 4808 4901  
 8085 TRUE Z2\_RESET 4808 4901  
 8086 TRUE PSOC\_MISO 4808 4901  
 8087 TRUE PSOC\_MOSI 4808 4901  
 8088 TRUE PSOC\_SCLK 4808 4901  
 8089 TRUE SMBUS\_SMC\_A\_S3\_SDA 605 4302 7903  
 8090 TRUE SMBUS\_SMC\_A\_S3\_SCL 605 4302 7903  
 8091 TRUE PSOC\_F\_CS\_L 4808 4901  
 8092 TRUE PICKB\_L 4806 4901

## KEYBOARD CONN

8093 TRUE PP3V3\_S3 603 703  
 8094 TRUE PP3V42\_G3H 6A7 603 701  
 8095 TRUE WS\_KBD1 4806 4802  
 8096 TRUE WS\_KBD2 4806 4802  
 8097 TRUE WS\_KBD3 4806 4802  
 8098 TRUE WS\_KBD4 4806 4802  
 8099 TRUE WS\_KBD5 4806 4802  
 8100 TRUE WS\_KBD6 4806 4802  
 8101 TRUE WS\_KBD7 4806 4802  
 8102 TRUE WS\_KBD8 4806 4802  
 8103 TRUE WS\_KBD9 4806 4802  
 8104 TRUE WS\_KBD10 4806 4802  
 8105 TRUE WS\_KBD11 4806 4802  
 8106 TRUE WS\_KBD12 4806 4802  
 8107 TRUE WS\_KBD13 4806 4802  
 8108 TRUE WS\_KBD14 4806 4802  
 8109 TRUE WS\_KBD15\_CAP 4802 4806  
 8110 TRUE WS\_KBD16\_NUM 4802  
 8111 TRUE WS\_KBD17 4802 4806  
 8112 TRUE WS\_KBD18 4802 4807  
 8113 TRUE WS\_KBD19 4802 4807  
 8114 TRUE WS\_KBD20 4802 4807  
 8115 TRUE WS\_KBD21 4802 4807  
 8116 TRUE WS\_KBD22 4802 4807  
 8117 TRUE WS\_KBD23 4802 4807  
 8118 TRUE WS\_KBD\_ONOFF\_L 4802  
 8119 TRUE WS\_LEFT\_SHIFT\_KBD 4883 4885 4802  
 8120 TRUE WS\_LEFT\_OPTION\_KBD 4883 4885 4802  
 8121 TRUE WS\_CONTROL\_KBD 4883 4885 4802  
 (NEED TO ADD 1 GND TP)

## KBD BACKLIGHT CONN

8122 TRUE KBDLED\_ANODE (NEED 2 TP) 49A4  
 8123 TRUE SMC\_KDBLED\_PRESENT\_L 49A4 49A6  
 (NEED TO ADD 2 GND TP)

## DEBUG VOLTAGE


8124 TRUE PPVCORE\_S0\_CPU 707  
 8125 TRUE PPVCORE\_S0\_MCP 707  
 8126 TRUE PP0V75\_S0 707  
 8127 TRUE PP1V05\_S0 707  
 8128 TRUE PP1V5\_S0 706  
 8129 TRUE PP1V8\_S0 706  
 8130 TRUE PP5V\_S0 607 705  
 8131 TRUE PP3V3\_S0 705  
 8132 TRUE PP1V5\_S3 703  
 8133 TRUE PP3V3\_S3 685 703  
 8134 TRUE PP5V\_S3 703  
 8135 TRUE PP1V1R1V05\_S5 783  
 8136 TRUE PP3V3\_S5 783  
 8137 TRUE PP3V42\_G3H 6A7 685 701  
 8138 TRUE PPBUS\_G3H 701  
 8139 TRUE PP3V3\_ENET\_PHY 785  
 8140 TRUE PP1V2R1V05\_ENET 785  
 8141 TRUE PP3V3\_G3\_RTC 2008 21A5 24D4  
 8142 TRUE PP5V\_WLAN 605 2905  
 8143 TRUE PP5V\_SW\_ODD 687 3703  
 8144 TRUE PP5V\_S0\_HDD\_FLT 687 3786  
 8145 TRUE PP3V3\_S5\_AVREF\_SMC 4004 4106  
 8146 TRUE PP18V5\_S3 605 4901 4903  
 8147 TRUE PP3V3\_S3\_LDO 605 4984 4903  
 8148 TRUE PP3V3\_LCDVDD\_SW\_F 607 6802  
 8149 TRUE PPVOUT\_S0\_LCDBKLT 607 6882 7101  
 8150 TRUE PP4V5\_AUDIO\_ANALOG 42A5 6205 6207  
 8151 TRUE SMC\_PM\_G2\_EN 4005 6205 6208  
 8152 TRUE PM\_SLP\_S4\_L 2003 4005 41A2 6608  
 8153 TRUE PM\_SLP\_S3\_L 2003 32A7 35A5 4005 6605 7008  
 (NEED TO ADD 4 GND TP)

## DC POWER CONN


8154 TRUE PP18V5\_DCIN\_FUSE (NEED 3 TP) 5806  
 8155 TRUE ADAPTER\_SENSE 5807  
 (NEED TO ADD 4 GND TP)

PAGE TITLE		SYNC MASTER=M97 MLB	
<b>FUNC TEST</b>		DRAWING NUMBER	SIZE
Apple Inc.		051-7898	D
		REVISION	
		C.0.0	
		BRANCH	
		PAGE	7 OF 109
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	


### "S0,S0M" RAILS




### PEX & SATA AVDD/DVDD aliases




### "S3" RAILS




### "S5" RAILS



### "G3H" RAILS



### "FIREWIRE" RAILS



SYNC MASTER=BEN SYNC DATE=04/21/2008

Power Aliases

Apple Inc.

051-7898 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

8 OF 109 SHEETS

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

8

7

6

5


4

3


2

1


### HEATSINK STANDOFFS




### FAN STANDOFF




### MLB MOUNTING (TO C. BRACKET) SCREW HOLES



### MLB MOUNTING (TO TOPCASE) SCREW HOLES




### EMI IO POGO PINS



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
870-1801	6	POGO PIN, SHORT, EMI, MLB, K19/K24	88990, 88991, 88992, 88993, 88994, 88995	CRITICAL	


### EMI POGO PINS



### PCI-E ALIASES

- UNUSED GPU LANES
- 1606 1604 =PEG D2R N<15:0> == NC PEG D2R N<15:0> NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1606 1604 =PEG D2R P<15:0> == NC PEG D2R P<15:0> NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1603 1603 =PEG R2D C N<15:0> == NC PEG R2D C N<15:0> NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1603 1603 =PEG R2D C P<15:0> == NC PEG R2D C P<15:0> NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1604 =PEG PRSNT L == TP PEG PRSNT L MAKE\_BASE=TRUE
  - 1603 =PEG CLK100M P == TP PEG CLK100M P MAKE\_BASE=TRUE
  - 1603 =PEG CLK100M N == TP PEG CLK100M N MAKE\_BASE=TRUE
- UNUSED EXPRESS CARD LANE
- 1686 =PCIE EXCARD D2R P == TP PCIE EXCARD D2R P MAKE\_BASE=TRUE
  - 1686 =PCIE EXCARD D2R N == TP PCIE EXCARD D2R N MAKE\_BASE=TRUE
  - 1683 =PCIE EXCARD R2D C P == TP PCIE EXCARD R2D C P MAKE\_BASE=TRUE
  - 1683 =PCIE EXCARD R2D C N == TP PCIE EXCARD R2D C N MAKE\_BASE=TRUE
  - 1604 =PCIE EXCARD PRSNT L == TP PCIE EXCARD PRSNT L MAKE\_BASE=TRUE
  - 1604 =EXCARD CLKREQ L == TP EXCARD CLKREQ L MAKE\_BASE=TRUE
  - 1603 =PCIE CLK100M EXCARD P == TP PCIE CLK100M EXCARD P MAKE\_BASE=TRUE
  - 1603 =PCIE CLK100M EXCARD N == TP PCIE CLK100M EXCARD N MAKE\_BASE=TRUE

### FIREWIRE PRESENT SIGNALS



### USB ALIASES

- UNUSED USB PORTS
- 1903 =USB EXTC P == TP USB EXTC P MAKE\_BASE=TRUE
  - 1903 =USB EXTC N == TP USB EXTC N MAKE\_BASE=TRUE
  - 1903 =USB EXTD P == TP USB EXTD P MAKE\_BASE=TRUE
  - 1903 =USB EXTD N == TP USB EXTD N MAKE\_BASE=TRUE
  - 1903 =USB EXCARD P == TP USB EXCARD P MAKE\_BASE=TRUE
  - 1903 =USB EXCARD N == TP USB EXCARD N MAKE\_BASE=TRUE
  - 1903 =USB MINI P == TP USB MINI P MAKE\_BASE=TRUE
  - 1903 =USB MINI N == TP USB MINI N MAKE\_BASE=TRUE

### DACS ALIASES

- UNUSED CRT & TV-OUT INTERFACE
- 1704 =MCP TV DAC RSET == NC MCP TV DAC RSET NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1704 =MCP TV DAC VREF == NC MCP TV DAC VREF NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1704 =MCP CLK27M XTALIN == NC MCP CLK27M XTALIN NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1704 =MCP CLK27M XTALOUT == NC MCP CLK27M XTALOUT NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1703 =CRT IG R C PR == NC CRT IG R C PR NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1703 =CRT IG G Y Y == NC CRT IG G Y Y NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1703 =CRT IG B COMP PB == NC CRT IG B COMP PB NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1703 =CRT IG HSYNC == NC CRT IG HSYNC NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1703 =CRT IG VSYNC == NC CRT IG VSYNC NO\_TEST=TRUE MAKE\_BASE=TRUE


### LVDS ALIASES

- UNUSED LVDS SIGNALS
- 1783 =LVDS IG A DATA P<3> == NC LVDS IG A DATA P3 NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1783 =LVDS IG A DATA N<3> == NC LVDS IG A DATA N3 NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1783 =LVDS IG B CLK P == NC LVDS IG B CLK P NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1783 =LVDS IG B CLK N == NC LVDS IG B CLK N NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1783 =LVDS IG B DATA P<3:0> == NC LVDS IG B DATA P<3:0> NO\_TEST=TRUE MAKE\_BASE=TRUE
  - 1783 =LVDS IG B DATA N<3:0> == NC LVDS IG B DATA N<3:0> NO\_TEST=TRUE MAKE\_BASE=TRUE


### MISC MCP79 ALIASES

- 1386 =CPU PECL MCP == TP CPU PECL MCP MAKE\_BASE=TRUE
- 1686 =GMUX JTAG TCK L == TP GMUX JTAG TCK L MAKE\_BASE=TRUE
- 1686 =GMUX JTAG TDO == TP GMUX JTAG TDO MAKE\_BASE=TRUE
- 1604 =GMUX JTAG TDI == TP GMUX JTAG TDI MAKE\_BASE=TRUE
- 1604 =GMUX JTAG TMS == TP GMUX JTAG TMS MAKE\_BASE=TRUE

### LAN ALIASES




### DP HOTPLUG PULL-DOWN



### SO-DIMM ALIASES

- UNUSED ADDRESS PINS
- 2605 =MEM A A<15> == TP MEM A A15 MAKE\_BASE=TRUE
  - 2705 =MEM B A<15> == TP MEM B A15 MAKE\_BASE=TRUE

### ETHERNET ALIASES



### FW ALIASES

- 1887 =FW PME L == FW PLUG DET L MAKE\_BASE=TRUE
- 1887 =FW PME L == FW643 WAKE L MAKE\_BASE=TRUE

### CPU FSB FREQUENCY STRAPS



SYNC MASTER=M97\_MLB

PAGE TITLE

**SIGNAL ALIAS**

Apple Inc.

051-7898 D

REVISION C.0.0

BRANCH

PAGE 9 OF 109

SHEET

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

8

7

6

5


4

3

2


1





SYNC FROM T18  
CHANGE CPU FROM SOCKET TO BGA SYMBOL

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
<b>CPU FSB</b>			
Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV. ALL RIGHTS RESERVED			
PAGE		10 OF 109	
SHEET		10 OF 109	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	





SYNC FROM T18  
CHANGE CPU FROM SOCKET TO BGA SYMBOL

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
CPU Power & Ground			
Apple Inc.		CREATING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			
PAGE		11 OF 109	
SHEET		11 OF 109	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	


### CPU VCore HF and Bulk Decoupling

4X 330UF, 20X 22UF 0805




### VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF



### VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402




SYNC FROM T18  
 REMOVE NO STUFF CAPS C1220 TO C1231  
 REMOVE C1244 & C1245  
 CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

SYNC MASTER=RAYMOND		SYNC DATE=03/31/2008	
<b>CPU Decoupling</b>			
Apple Inc.		DRAWING NUMBER 051-7898	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			SHEET 12 OF 109
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

# Mini-XDP Connector


NOTE: This is not the standard XDP pinout.  
Use with 920-0620 adapter board to support CPU, MCP debugging.

## MCP79-specific pinout



← Direction of XDP module  
Please avoid any obstructions on even-numbered side of J1300


SYNC MASTER=K19 MLB		SYNC DATE=11/07/2008	
PAGE TITLE <b>eXtended Debug Port (MiniXDP)</b>			
DRAWING NUMBER <b>051-7898</b>		REVISION <b>D</b>	
DRAWING NUMBER <b>051-7898</b>		REVISION <b>C.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE <b>13 OF 109</b>		SHEET <b>&lt;CURRENT DESIGN SHEET&gt; OF &lt;TOTAL DESIGN SHEETS&gt;</b>	



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).


SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
<b>MCP CPU Interface</b>			
Apple Inc.		DRAWING NUMBER <b>051-7898</b>	SIZE <b>D</b>
		REVISION <b>C.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE <b>14</b>		OF 109 SHEETS	

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>




SYNC MASTER=T18 MLB SYNC DATE=04/04/2008

MCP Memory Interface		DRAWING NUMBER	051-7898
Apple Inc.		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		PAGE	15 OF 109
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
<b>MCP Memory Misc</b>			
Apple Inc.		DRAWING NUMBER <b>051-7898</b>	SHEET <b>D</b>
		REVISION <b>C.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		BRANCH 	PAGE <b>16 OF 109</b>
IV ALL RIGHTS RESERVED <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
MCP PCIe Interfaces			
Apple Inc.		DESIGN NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		17 OF 109	
SHEET		SHEET	



D

C

B

A

D

C

B

A



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: \_\_\_\_\_  
 Okay to float all RGB\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

TV DAC Disable: \_\_\_\_\_  
 Okay to float all TV\_DAC signals.  
 Okay to float XTALIN\_TV and XTALOUT\_TV.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP\_IG\_CA\_DET if DP not used.  
 NOTE: 20K pull-down required on DP\_HPD\_DET.  
 NOTE: 1K pull-down required on DP\_IG\_AUX\_CH\_N if DP is used.  
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD\_IFPx at 1.8V  
 Dual-channel TMDS: Power +VDD\_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):  
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI\_HPD\_GMUX\_INT:  
 Alias to DVI\_HPD for systems using IFP for DVI.  
 Alias to GMUX\_INT for systems with GMUX.  
 Alias to HPLUG\_DET2 for other systems.  
 Pull-down (20k) required in all cases.

SYNC MASTER=T18 MLB SYNC DATE=04/04/2008


**MCP Ethernet & Graphics**

Apple Inc.


CREATION NUMBER: 051-7898 D  
 REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 18 OF 109 SHEET



PAGE TITLE		SYNC DATE=04/04/2008	
<b>MCP PCI &amp; LPC</b>			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Logo		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I I NOT TO REPRODUCE OR COPY IT			
I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I I ALL RIGHTS RESERVED			
		PAGE	SHEET
		19 OF 109	



SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
<b>MCP SATA &amp; USB</b>			
Apple Inc.		DRAWING NUMBER	SIZE
051-7898		REVISION	D
C.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			PAGE
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			20 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A

D

C


B

A

U1400  
MCP79-TOPO-B  
BGA  
(9 OF 11)

HDA

MISC



BIOS Boot Select

I/F	HDA_SDOUR	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI\_CS0\_L, SPI1 = SPI\_CS1\_L  
R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC\_FRAME# high for SPI1 ROM override.  
NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.  
NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF\_SIO\_CLK Frequency

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0



SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



SYNC MASTER=T18 MLB SYNC DATE=06/26/2008

MCP HDA & MISC


Apple Inc.

051-7898 D


REVISION C.0.0

21 OF 109

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
<b>MCP Power &amp; Ground</b>			
Apple Inc.		DRAWING NUMBER <b>051-7898</b>	SHEET <b>D</b>
		REVISION <b>C.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH <b>22 OF 109</b>	SHEET <b>22 OF 109</b>
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			



SYNC MASTER=T18 MLB SYNC DATE=04/04/2008

**MCP Standard Decoupling**

Apple Inc.

CREATION NUMBER: 051-7898 D

REVISION: C.0.0

BRANCH:

PAGE: 25 OF 109

SHEET:

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED







D

C

B

A

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.



D

C

B

A

SYNC FROM T18  
 REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT  
 REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672  
 NOSTUFF PP3V3\_S0\_MCP\_DAC RAIL COMPONENTS (L2650 AND C2650)  
 CHANGE C2651 TO R2651 TO GND PP3V3\_S0\_MCP\_DAC  
 REMOVE HDCP ROMS

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
MCP Graphics Support			
Apple Inc.		051-7898	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION C.0.0	PAGE 26 OF 109

8

7

6

5


4

3

2


1

### RTC Power Sources




### Platform Reset Connections


#### LPC Reset (Unbuffered)




#### PCIE Reset (Unbuffered)




### RTC Crystal




### MCP 25MHz Crystal



### MCP S0 PWRGD & CPU\_VLD



### Reset Button



SYNC FROM T18  
 CHANGE RESET BUTTON TO RESET PADS  
 REMOVE UNUSED PCIE RESET SIGNALS  
 REMOVE R2824 AND NET PCI\_CLK33M\_SLOT\_A  
 CHANGE RTC COIN CELL TO LDO & SUPERCAP  
 ALIAS MEM\_VTT\_EN TO =DDRVTT\_EN  
 CHANGE Y2810 AND U2850 TO SMALLER PARTS

MCPSEQ\_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up. MCPSEQ\_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization. SMC 99ms delay from ALL\_SYS\_PWRGD to IMVP\_VR\_ON plus IMVP6 delay for VR\_PWRGOOD\_DELAY should guarantee CPU\_VLD does not go high before CPUVDD\_EN (which is 40-100ms after PS\_PWRGD assertion).

NOTE: If CPU\_VLD deasserts during S0 MCP79 will take system to S5 immediately.

SYNC MASTER=RAYMOND		SYNC DATE=04/05/2008	
PAGE TITLE			
SB Misc			
Apple Inc.		DRAWING NUMBER	051-7898
NOTICE OF PROPRIETARY PROPERTY:		REVISION	C.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BIBRANCH	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	28 OF 109
II. NOT TO REPRODUCE OR COPY IT		SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV. ALL RIGHTS RESERVED		SHEET	

8

7

6

5

4

3

2

1



# Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PP3V3\_S5\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN  
 NO\_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

SYNC MASTER=BEN SYNC DATE=03/31/2008

## FSB/DDR3 Vref Margining

Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	29 OF 109
		SHEET	


Page Notes

Power aliases required by this page:  
 - =PPIV5\_S0\_MEM\_A  
 - =PPIV5\_S3\_MEM\_A  
 - =PPOV75\_S0\_MEM\_VTT\_A  
 - =PSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMA\_SCL  
 - =I2C\_SODIMMA\_SDA

NCM options provided by this page:  
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)




"Factory" (top) slot


SYNC MASTER=BEN		SYNC DATE=06/30/2008	
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			
		PAGE	31 OF 109
		SHEET	

516-0201  
 SPD ADDR=0xA0 (WR) / 0xA1 (RD)





SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
DDR3 Support			
Apple Inc.		051-7898	D
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 33 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	



5V S3 WLAN FET

MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

SYNC MASTER=YITE SYNC DATE=04/22/2008

**Right Clutch Connector**

Apple Inc.

DRAWING NUMBER: 051-7898 D

REVISION: C.0.0


BRANCH:

PAGE: 34 OF 109

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

SHEET: 34 OF 109

OF <TOTAL DESIGN SHEETS>



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
516-0225	1	CONN,SD CARD READER,OPTM B,HP,K19/K24	J3500	CRITICAL	

SYNC MASTER=VEMURI		SYNC DATE=01/30/2009	
SECUREDIGITAL CARD READER			
Apple Inc.		DESIGN NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	35 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B


A

D

C

B

A




Configuration Settings:  
 PHYAD = 01 (PHY Address 00001)  
 AN[1:0] = 11 (Full auto-negotiation)  
 RXDLY = 0 (RXCLK transitions with data)  
 TXDLY = 0 (No TXCLK Delay)

SYNC MASTER=SUMA SYNC DATE=05/23/2008  
 PAGE TITLE Ethernet PHY (RTL8211CL)  
 Apple Inc.  
 DRAWING NUMBER 051-7898 D  
 REVISION C.0.0  
 NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED  
 SHEET 37 OF 109  
 CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

### WLAN Enable Generation

"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))


NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.



### 3.3V ENET FET


@ 2.5V Vgs:  
 Rds(on) = 90mOhm max  
 I(max) = 1.7A (85C)

CRITICAL  
 Q3810  
 NTR4101P  
 807-23-8P



MOBILE:  
 Recommend aliasing PM\_SLP\_RMGT\_L and  
 =P3V3ENET\_EN. Nets separated on  
 ARB for alternate power options.


### 1.05V ENET FET



Non-ARB:  
 Recommend aliasing PM\_SLP\_RMGT\_L and  
 =P1V05ENET\_EN. Nets separated on  
 ARB for alternate power options.

### RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.  
 Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



SYNC MASTER=SUMA		SYNC DATE=07/01/2008	
Ethernet & AirPort Support			
Apple Inc.		051-7898	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION C.0.0	PAGE 38 OF 109



8 7 6 5 4 3 2 1

D

D

C

C


B

B

A

A


PLACE ONE CAP EACH NEAR PINS 3 AND 4 OF T3901 AND T3902



ETHERNET CONNECTOR

CRITICAL  
J3900  
RJ45-M97-3  
F-RT-TH

514-0636



SYNC MASTER=SUMA		SYNC DATE=04/04/2008	
PAGE TITLE <b>ETHERNET CONNECTOR</b>			
Apple Inc.		DRAWING NUMBER 051-7898	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION C.0.0	BRANCH
		PAGE 39 OF 109	SHEET
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

8 7 6 5 4 3 2 1

8

7

6

5

4

3

2

1

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0558	1	RES,0.68 OHM,1%,0402,SMD	R4100	CRITICAL	

D

D

C


C

B

B

A

A



SYNC MASTER=K19 MLB		SYNC DATE=11/02/2008	
PAGE TITLE			
FireWire LLC/PHY (FW643)			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I I NOT TO REPRODUCE OR COPY IT			
I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I I V ALL RIGHTS RESERVED			
SHEET		PAGE	
41 OF 109		41 OF 109	
SHEET		PAGE	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

8

7

6

5

4

3

2

1

Power aliases required by this page:  
 - =PPBUS\_S5\_FWPWSW (system supply for bus power)  
 - =PPV3\_FW\_LATEVG\_ACTIVE  
 - =PPV3\_FW\_SUMNODE (power passthru summation node)


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:

### 3.3V FW FET


@ 2.5V Vgs:  
 Rds(on) = 90mOhm max  
 I(max) = 1.7A (85C)

CRITICAL  
 Q4291  
 NTR4101P  
 SOT-23-HF




### 1.05V FW FET


CRITICAL  
 Q4295  
 SI2312BDS  
 SOT23



### FireWire Port Power Switch



### Late-VG Event Detection




FWLATEGV Hysteresis:  
 3.0V when port power is on  
 2.9V when late Vg event and port power is off

CRITICAL  
 Q4260  
 FDC638P\_G

CRITICAL  
 F4260  
 1.1A-24V

CRITICAL  
 D4260



SYNC MASTER=YUN K19 MLB		SYNC DATE=12/22/2008	
<b>FireWire Port Power</b>			
Apple Inc.		CREATING NUMBER	5122
Apple Logo		051-7898	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	C.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	42 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

# Page Notes

Power aliases required by this page:  
 - =PPVP\_FW\_PORT1  
 - =PP3V3\_FW\_LATEVG

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


## FireWire PHY Config Straps

Configures PHY for:  
 - 1-port Portable Power Class (0)  
 - Port "1" Bilingual (1394B)




## Termination


Place close to FireWire PHY



## Cable Power




## Late-VG Protection Power




SYNC MASTER=K19 MLB		SYNC DATE=11/02/2008	
PAGE TITLE			
<b>FireWire Ports</b>			
Apple Inc.		CREATION NUMBER	1122
051-7898		REVISION	D
C.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
43 OF 109		SHEET	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

# ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



# SATA ODD



# SATA HDD/IR/SIL



SYNC MASTER=K19 MLB SYNC DATE=12/04/2008


## SATA Connectors

Apple Inc.		DESIGN NUMBER	051-7898
		REVISION	C.0.0
		PAGE	45 OF 109
		SHEET	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


### Port Power Switch



We can remove C4690 later if the output cap of the 5V\_S5 regulator is close enough.


STUFF R4691 IF USING TPS2060(ACTIVE LOW ENABLE)  
STUFF R4690 IF USING TPS2064(ACTIVE HIGH ENABLE)

### USB PORT A (FRONT PORT)



### USB PORT B (BACK PORT)

### USB/SMC Debug Mux



SYNC MASTER=YUAN.MA SYNC DATE=01/18/2008

### External USB Connectors

Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
		PAGE	46 OF 109
		SHEET	

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED



8

7

6

5



4

3



2

1

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SMC\_PB3: SMC\_IG\_THROTTLE\_L for MG systems. Otherwise, TP/NC okay (was ISENSE\_CAL\_EN)



8

7

6

5

4

3

2

1

SYNC MASTER=T18 MLB SYNC DATE=06/26/2008

SMC

Apple Inc.

051-7898


C.0.0

49 OF 109


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



SMC Reset "Button" / Brownout Detect




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1912		ALL	ISL40002-33, INTERSIL


System (Sleep) LED Circuit




MCP\_SAFE\_MODE SIGNAL TO SUPPORT ROM FAILURE OVERRIDE




SMC Crystal Circuit



Debug Power "Button"



SMC FSB to 3.3V Level Shifting




40A8_SMC_FAN_1_CTL	NC_SMC_FAN_1_CTL
40A8_SMC_FAN_2_CTL	NC_SMC_FAN_2_CTL
40A8_SMC_FAN_3_CTL	NC_SMC_FAN_3_CTL
40C9_SMC_GFX_THROTTLE_L	SMC_IQ_THROTTLE_L
40C9_ESTABLISHD_EN	NC_ESTABLISHD_EN
58D2_41B2_SMC_BC_ACLK	NC_BC_ACLK
40C8_SMC_P24	TP_SMC_P24
40C8_SMC_P26	SMC_EMON_MUX_SEL
40C8_SMC_P41	TP_SMC_P41
40A8_SMC_NB_CORE_ISENSE	SMC_MCP_CORE_ISENSE
40A8_SMC_NB_DDR_ISENSE	SMC_MCP_DDR_ISENSE
40A8_ALS_LEFT	SMC_CPU_FSB_ISENSE
40C5_SMC_GPU_VSENSE	SMC_MCP_VSENSE
40D8_SMC_EXCARD_PWR_EN	TP_SMC_EXCARD_PWR_EN
40D8_SMC_RSTGATE_L	TP_SMC_RSTGATE_L
40A8_SMC_PB3	NC_SMC_PB3
40A8_ALS_GAIN	NC_ALS_GAIN
40A8_SMC_ANALOG_ID	NC_SMC_ANALOG_ID
40A8_ALS_RIGHT	NC_ALS_RIGHT

40B8_SMC_PA0	R5091	100K	5%	1/16W	MF-LP	402
40B8_SMC_PA1	R5092	100K	5%	1/16W	MF-LP	402
48C3_41C7_41C3_40D4_701_PP3V3_S5_SMC	R5070	10K	5%	1/16W	MF-LP	402
58C1_48A5_40A5_SMC_FID	R5071	100K	5%	1/16W	MF-LP	402
40A5_SMC_PH2	R5072	10K	5%	1/16W	MF-LP	402
42C5_40C5_40B8_38A8_SMC_TX_L	R5073	10K	5%	1/16W	MF-LP	402
42C3_40C5_40B8_38A8_SMC_RX_L	R5074	100K	5%	1/16W	MF-LP	402
42D5_40A5_SMC_TMS	R5077	10K	5%	1/16W	MF-LP	402
42D5_40A5_SMC_TDO	R5078	10K	5%	1/16W	MF-LP	402
42D3_40A5_SMC_TDI	R5079	10K	5%	1/16W	MF-LP	402
42D3_40A5_SMC_TCK	R5080	10K	5%	1/16W	MF-LP	402
58D2_41D5_40C5_SMC_BC_ACLK	R5087	470K	5%	1/16W	MF-LP	402
40B8_SMC_GFX_OVERTEMP_L	R5050	10K	5%	1/16W	MF-LP	402
40C5_SMC_BB_ALERT_L	R5076	100K	5%	1/16W	MF-LP	402
40A8_SMC_FAN_1_TACH	R5051	10K	5%	1/16W	MF-LP	402
40A8_SMC_FAN_2_TACH	R5052	10K	5%	1/16W	MF-LP	402
40A8_SMC_FAN_3_TACH	R5053	10K	5%	1/16W	MF-LP	402
40C5_SMC_CPU_ISENSE	R5054	10K	5%	1/16W	MF-LP	402
40C5_SMC_NB_MISC_ISENSE	R5055	10K	5%	1/16W	MF-LP	402
40D5_35B5_32B7_20C7_SMC_ADAPTER_EN	R5085	10K	5%	1/16W	MF-LP	402
40B8_SMC_CASE_OPEN	R5086	10K	5%	1/16W	MF-LP	402
40B8_SMC_EXCARD_CP	R5088	10K	5%	1/16W	MF-LP	402
40C5_PM_SLP_S5_L	R5090	100K	5%	1/16W	MF-LP	402
66C8_40C5_20C3_6C3_PM_SLP_S4_L						
40B8_SMC_PA5	R5089	10K	5%	1/16W	MF-LP	402


SYNC MASTER=YUAN.MA SYNC DATE=05/28/2008

PAGE TITLE		DRAWING NUMBER	
SMC Support		051-7898	
Apple Inc.		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
50 OF 109		1122	


### LPC+SPI Connector



### Alternate SPI ROM Support



### SPI MUX BYPASS



SYNC MASTER=CHANGZHANG		SYNC DATE=05/09/2008	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
PAGE		51 OF 109	
SHEET			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A


### MCP79 SMBUS "0" CONNECTIONS




### SMC "0" SMBus Connections




### SMC "A" SMBus Connections




### SMC "Battery A" SMBus Connections




### SMC "B" SMBus Connections



### MCP79 SMBUS "1" CONNECTIONS



### SMC "Management" SMBus Connections



SYNC MASTER=BEN SYNC DATE=04/21/2008

## K24 SMBUS CONNECTIONS

Apple Inc.  
 DRAWING NUMBER: 051-7898  
 REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE: 52 OF 109  
 SHEET: 122

8

7

6

5


4

3


2

1


CPU Voltage Sense / Filter



MCP Voltage Sense / Filter




PBUS VOLTAGE SENSE ENABLE & FILTER




SYNC MASTER=YUNWU		SYNC DATE=02/04/2008	
PAGE TITLE			
<b>VOLTAGE SENSING</b>			
Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


MCP VCore Current Sense Filter




MCP MEM VDD Current Sense



CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE




CPU VCore Load Side Current Sense / Filter




BMON CURRENT SENSE

PLACE U5413, R5423, R5431, C5459 NEAR SMC (U4900)



DC-IN (AMON) CURRENT SENSE




NOTE: MONITORING CURRENT FROM BATTERY TO PBUS (BATTERY DISCHARGE) ACROSS R7008  
 INA213 has gain of 50V/V  
 PLACE U5403 AND C5418 NEAR R7008

For engineering, stuff U5313 and unstuff R5330  
 For production, stuff R5330 and unstuff U5313


SYNC MASTER=YUNWU SYNC DATE=12/17/2008

Current Sensing	
Apple Inc.	051-7898 D
REVISION	C.0.0
BRANCH	
PAGE	54 OF 109
SHEET	


### CPU T-Diode Thermal Sensor




### MCP T-Diode Thermal Sensor




REPLACED 518S0521 WITH 518S0519

SYNC MASTER=YUNWU		SYNC DATE=03/20/2008	
PAGE TITLE			
<b>Thermal Sensors</b>			
 Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
		BRANCH	
		PAGE	55 OF 109
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




SYNC MASTER=CHANGZHANG		SYNC DATE=01/18/2008	
Fan			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		56 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	

### PSOC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V-	100A	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	800A		0.204 V	16.32E-6 W
	VOUT	60MA MAX	10 OHM	0.6 V	36E-3 W
	VDD	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	VDD	14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


### KEYBOARD CONNECTOR




### ISOLATION CIRCUIT



### SMC\_MANUAL\_RESET LOGIC



### TPAD BUTTONS DISABLE



### Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
311S0406	311S0447		ALL	NXP PART AS ALTERNATE

SYNC MASTER=YUAN.MA SYNC DATE=04/22/2008

WELLSPRING 1

Apple Inc.

051-7898 D

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II. NOT TO REPRODUCE OR COPY IT  
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV. ALL RIGHTS RESERVED


57 OF 109

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS




### BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
  - DROOP LINE REGULATION
  - RIPPLE TO MEET ERS
  - 100-300 KHZ CLEAN SPECTRUM
  - STARTUP TIME LESS THAN 2MS
  - R5812, R5813, C5818 MODIFIED



### IPD FLEX CONNECTOR




### 3V3 LDO FOR IPD




### KEYBOARD BACKLIGHT DRIVING AND DETECTION

To detect Keyboard backlight, SMC will tristate SMC\_SYS\_KBDLED:  
 LOW = keyboard backlight present  
 HIGH = keyboard backlight not present  
 BOM OPTION: KBDLED\_YES  
 TURNED ON FOR BEST MLB CONFIG  
 R5853 ALWAYS PRESENT



### KBD BACKLIGHT CONNECTOR


PAGE TITLE		SYNC MASTER=YUAN.MA		SYNC DATE=05/09/2008	
WELLSPRING 2		DRAWING NUMBER		REVISION	
Apple Inc.		051-7898		D	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0		58 OF 109	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		SHEET	
II. NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV. ALL RIGHTS RESERVED					



Analog SMS


R5921 PULLS UP SMS\_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC

Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

SYNC MASTER=YUNWU		SYNC DATE=06/26/2008	
SMS			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		59 OF 109	




MCP79 SPI Frequency Select


Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191  
 Any of the 4 frequencies can be selected  
 with R6190, R6191, R5190 and R5191

SYNC MASTER=CHANGZHANG		SYNC DATE=05/02/2008	
PAGE TITLE SPI ROM			
Apple Inc.		DRAWING NUMBER 051-7898	SIZE D
		REVISION C.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 61 OF 109	SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



**4.5V POWER SUPPLY FOR CODEC**  
APPLE P/N 353S2456




**NOTES ON CODEC I/O**

DIFF FSINPUT= 2.45VRMS  
SE FSINPUT= 1.22VRMS  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS

SYNC MASTER=AUDIO		SYNC DATE=03/04/2009	
PAGE TITLE <b>AUDIO: CODEC/REGULATOR</b>			
Apple Inc.		DESIGN NUMBER 051-7898	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 62 OF 109		SHEET OF TOTAL DESIGN SHEETS	

LINE INPUT VOLTAGE DIVIDER



CODEC RIN = 20K OHMS  
 NET RIN = 10.36K OHMS (INCLUDING PULL-DOWNS AT ANALOG SWITCH COM PINS)  
 FC\_HP = 3.6 HZ  
 FC\_LP = 43KHZ  
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS




SYNC MASTER=AUDIO		SYNC DATE=01/31/2009	
PAGE TITLE <b>AUDIO: LINE INPUT FILTER</b>			
Apple Inc.		DRAWING NUMBER 051-7898	SIZE D
		REVISION C.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET 63 OF 109
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			

FOR PROTO2, STUFF R6521 AND NO STUFF R6520 AND R6522 UNTIL RE-TASKABLE IO SW SUPPORT AVAILABLE (FORCES IO INTO OUTPUT MODE).

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



MAX9724 GAIN/FILTER COMPONENTS  
AV\_PB = -1V/V, FC\_LPF = 35.2KHZ




SYNC MASTER=AUDIO		SYNC DATE=02/03/2009	
PAGE TITLE <b>AUDIO: HEADPHONE FILTER</b>			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BIBANCH	
		PAGE	65 OF 109
		SHEET	

SATELLITE & SUB TWEETER AMPLIFIER


APN:353S2524

SATELLITE 169 HZ < FC < 282 HZ  
 SUB 80 HZ < FC < 132 HZ  
 GAIN 6DB




SYNC MASTER=AUDIO		SYNC DATE=12/18/2008	
PAGE TITLE			
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		66 OF 109	
SHEET			
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			

AUDIO JACK: LI/LO/HP CONNECTOR, SPDIF TX




MIC CONNECTOR  
APN: 518S0520



SPEAKER CONNECTOR

APN: 518S0519



ANALOG AUDIO IO SWITCH

GPIO0 = 0 AND GPIO1 = 1 --> HP PATH SELECTED  
 GPIO0 = 1 AND GPIO1 = 0 --> LI PATH SELECTED

SYNC MASTER=AUDIO		SYNC DATE=03/20/2009	
PAGE TITLE: AUDIO: JACK			
Apple Inc.		DRAWING NUMBER: 051-7898	SIZE: D
		REVISION: C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			
		PAGE: 67 OF 109	SHEET: 1122




CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	GPIO_0 AND GPIO_1	0X09 (A)
LINE IN	0X05 (5)	0X05 (5)	0X0C (12)	GPIO_0 AND GPIO_1	0X09 (A) AND UI ELEMENT
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PORT B LEFT (HEADSET MIC)  
HP=80HZ, LP=8.82KHZ



PORT B RIGHT (BUILT-IN MIC)




EXTRACTION NOTIFICATION CKT



SYNC MASTER=AUDIO SYNC DATE=03/20/2009  
PAGE TITLE: AUDIO: JACK TRANSLATORS


Apple Inc.	DRAWING NUMBER: 051-7898
	REVISION: C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 68 OF 109	SHEET: 1

# MagSafe DC Power Jack



1-Wire OverVoltage Protection

# BIL CONNECTOR




# 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator

Vout = 3.425V  
250MA MAX OUTPUT  
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

# BATTERY CONNECTOR




SYNC MASTER=YUNWU SYNC DATE=12/11/2008

# DC-In & Battery Connectors


Apple Inc.		051-7898	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION C.0.0	PAGE 69 OF 109

# PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz  
 MAX CURRENT = 7A  
 (??? limited)

AMON PULLDOWN LOGIC



BATTERY CHARGE LIMITING FETS




SYNC MASTER=K24 MLB		SYNC DATE=05/20/2003	
PAGE TITLE			
PBUS Supply/Battery Charger			
Apple Inc.		DESIGN NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		70 OF 109	
SHEET		SHEET	

# 5V\_S3 / 3.3V\_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$



SEPERATED MASTER PG0OD FOR BOTH 5V AND 3V3.

SYNC MASTER=RAYMOND SYNC DATE=02/08/2008

5V/3.3V SUPPLY

Apple Inc. DRAWING NUMBER 051-7898 D


REVISION C.0.0

72 OF 109

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

# 1.5V/0.75V (DDR3) POWER SUPPLY

$$V_{OUT} = 0.75V * (1 + R_A / R_B)$$



STATE	PM_SLP_S4_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3HOT	LOW	LOW	0.0V	0.0V

SYNC MASTER=RAYMOND SYNC DATE=01/31/2008


1.5V/0.75V DDR3 SUPPLY

Apple Inc.  
DRAWING NUMBER: 051-7898 D  
REVISION: C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

73 OF 109 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



NOTE 1: C7432, C7433 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 \*\*ON THE CPU PAGE\*\* PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

# IMVP6 CPU VCore Regulator

MIN_LINE_WIDTH	MIN_NECK_WIDTH
1.5 MM	0.25 MM
0.25 MM	0.25 MM
1.5 MM	0.25 MM
1.5 MM	0.25 MM
0.25 MM	0.25 MM

MIN_LINE_WIDTH	MIN_NECK_WIDTH
0.25 MM	0.25 MM
0.25 MM	0.25 MM
0.25 MM	0.25 MM
0.25 MM	0.25 MM
0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIAIS	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB2	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.25 MM
IMVP6_RTIN	0.25 MM	0.25 MM
IMVP6_VSEN	0.25 MM	0.25 MM

SYNC MASTER=RAYMOND SYNC DATE=01/31/2008


## IMVP6 CPU VCore Regulator

Apple Inc.	051-7898 D
REVISION	C.0.0
BRANCH	
PAGE	74 OF 109
SHEET	

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED




# CPUVTT POWER SUPPLY




SYNC MASTER=RAYMOND		SYNC DATE=02/08/2008	
CPU VTT(1.05V) SUPPLY			
Apple Inc.		051-7898	D
NOTICE OF PROPRIETARY PROPERTY:		C.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE 76 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	




# 1.8V S0 SWITCHER



## 1.05V S0 PLL LDO



## MCP 1.05V S5 (AUXC) SUPPLY






SYNC MASTER=RAYMOND		SYNC DATE=01/23/2008	
PAGE TITLE			
MISC POWER SUPPLIES			
Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	77 OF 109
		SHEET	
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	


Power Control Signals

State	PMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0


3.3V\_S0, 1.8V\_S0 ENABLE  
MCPDDR, CPUVTT, MCPCORES0 ENABLE  
1.5V S0 AND 1.05V S0 ENABLE




S3 ENABLE




VOLTAGE MONITOR



3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT



OTHER S0 RAILS PGOOD




SYNC MASTER=YUAN.MA SYNC DATE=12/11/2008

POWER SEQUENCING


Apple Inc.	DRAWING NUMBER 051-7898
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION C.0.0
	PAGE 78 OF 109

3.3V S3 FET




3.3V S3 FET	
MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.182 A (EDP)

3.3V S0 FET



3.3V S0 FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.431 A (EDP)


5.0V S0 FET



5.0V S0 FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	13.5 MOHM @4.5V
LOADING	1.7 A (EDP)

1.5V S0 FET


(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)



1.5V S0 FET	
MOSFET	Rome SenseFET
CHANNEL	N-TYPE
RDS(ON)	6.3 MOHM @4.5V VGS
LOADING	5A (EDP)

MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM\_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM\_VTT\_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.



90mA max load @ 0.9V  
81mW max power  
CKT FROM T18

SYNC MASTER=YUAN.MA SYNC DATE=12/11/2008

POWER FETS

Apple Inc.	051-7898	D
REVISION	C.0.0	

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1


D  
C  
B  
A


D  
C  
B  
A

CHECK IF LVDS\_IG\_PANEL\_PWR GLITCHES ON POWER UP


### LCD CONNECTOR

LVDS CONNECTOR: 518S0650



SYNC MASTER=NMARTIN		SYNC DATE=04/04/2008	
<b>LVDS CONNECTOR</b>			
 Apple Inc.		DRAWING NUMBER <b>051-7898</b>	SIZE <b>D</b>
		REVISION <b>C.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH  	PAGE <b>90 OF 109</b>
SHEET <b>&lt;CURRENT DESIGN SHEET&gt;</b>		OF <b>&lt;TOTAL DESIGN SHEETS&gt;</b>	

8 7 6 5 4 3 2 1



1786	=MCP_HDMI_TXC_P	DP_ML_P<3>	7008 75C3
1786	=MCP_HDMI_TXC_N	DP_ML_N<3>	7008 75C3
1786	=MCP_HDMI_TXD_P<0>	DP_ML_P<2>	7001 75C3
1786	=MCP_HDMI_TXD_N<0>	DP_ML_N<2>	7001 75C3
1786	=MCP_HDMI_TXD_P<1>	DP_ML_P<1>	7001 75C3
1786	=MCP_HDMI_TXD_N<1>	DP_ML_N<1>	7001 75C3
1786	=MCP_HDMI_TXD_P<2>	DP_ML_P<0>	7001 75C3
1786	=MCP_HDMI_TXD_N<2>	DP_ML_N<0>	7001 75C3
1786	=MCP_HDMI_HPD	DP_HPD	70A8
17A3	=MCP_HDMI_DDC_CLK	DP_IG_DDC_CLK	69C8
17A3	=MCP_HDMI_DDC_DATA	DP_IG_DDC_DATA	69C8

SYNC MASTER=AMASON SYNC DATE=04/18/2008

DISPLAYPORT SUPPORT

Apple Inc. 051-7898 D


REVISION C.0.0

BRANCH

93 OF 109


NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

# Port Power Switch



SYNC MASTER=AMASON		SYNC DATE=06/30/2008	
<b>DisplayPort Connector</b>			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	94 OF 109

\*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.  
 \*PPVOUT\_S0\_LCDBKLT\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.  
 \* LVDS\_IG\_BKL\_PWM SHOULD BE AWAY FROM BOOST CIRCUIT



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	6	RES,THIN FILM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719,R9720,R9721,R9722		BKLT_ENG
116S0005	1	RES,1/16W,0.1 OHM,1%,0402,SM	R9700		BKLT_ENG


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2670	1	IC,LP8543,MIT LED BKLT CTRLR,QFN24,PROD	U9701	CRITICAL	

SYNC MASTER=KIRAN SYNC DATE=12/05/2008

LCD BACKLIGHT DRIVER

Apple Inc.  
 051-7898  
 C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED



SYNC MASTER=YITE		SYNC DATE=06/30/2008	
<b>LCD Backlight Support</b>			
Apple Inc.		DRAWING NUMBER <b>051-7898</b>	REVISION <b>D</b>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE <b>98 OF 109</b>
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



### FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2k_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4k_DIELECTRIC	?
FSB_DSTB	*	=3k_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5k_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3k_DIELECTRIC	?
FSB_ADSTB	*	=2k_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4k_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3k_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right. Signals within each 4x group should be matched within 5 ps of strobe. DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps. Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s. DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right. Signals within each 2x group should be matched within 20 ps. ADSTB#s should be matched +/- 300 ps. Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right. Signals within each 1x group should be matched to CPU clock, +/-1000 mils. Design Guide recommends each strobe/signal group is routed on the same layer. Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2  
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

### CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2k_DIELECTRIC	?
CPU_BMIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2  
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

### MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.4

### FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3k_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4k_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

### CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	904 1303
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	904 1306
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	904 1306
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	904 1306
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	984 904 1303 1303
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	984 1306
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	984 1306
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	984 1306
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	902 1303 1303
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	902 1306
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	902 1306
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	902 1306
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	982 902 1303
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	982 1306
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	982 1306
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	982 1306
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	908 1306 1306
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	908 1386
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	908 1386
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	908 908 1306
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	908 1386
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	906 1386
FSB_BREQ0	FSB_50S	FSB_1X	FSB BREQ0 L	906 1386
FSB_BREQ1	FSB_50S	FSB_1X	FSB BREQ1 L	1386
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	906 1383
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	906 1383
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	906 1386
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	906 1386
FSB_CPURST	FSB_50S	FSB_1X	FSB CPURST L	906 1202 13A3
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	906 13A6
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	906 1386
CPU_ASYM	CPU_50S	CPU_ATT	CPU A20M L	908 13A3
CPU_BSEL	CPU_50S	CPU_ATT	CPU BSEL<2..0>	882 984
CPU_FERR	CPU_50S	CPU_BMIL	CPU FERR L	908 1387
CPU_ASYM	CPU_50S	CPU_ATT	CPU IGNNE L	908 13A3
CPU_INIT	CPU_50S	CPU_ATT	CPU INIT L	906 13A3
CPU_ASYM	CPU_50S	CPU_ATT	CPU INTR	908 13A3
CPU_ASYM	CPU_50S	CPU_ATT	CPU NMI	988 13A3
CPU_PROCHOT	CPU_50S	CPU_ATT	CPU PROCHOT L	905 1386 4104 6208
CPU_PERR0	CPU_50S	CPU_ATT	CPU PWRGD	982 1207 13A3
CPU_ASYM	CPU_50S	CPU_ATT	CPU SMI L	988 13A3
CPU_ASYM	CPU_50S	CPU_ATT	CPU STPCLK L	908 13A3
PM_THRMTRIP	CPU_50S	CPU_BMIL	PM THRMTRIP L	906 1387 4104
FSB_CPUSLP	CPU_50S	CPU_ATT	FSB CPUSLP L	982 13A3
CPU_FSB_SB	CPU_50S	CPU_ATT	CPU DESLP L	982 13A3
CPU_DPRSTP	CPU_50S	CPU_ATT	CPU DPRSTP L	982 13A3 6207
CPU_ASYM	CPU_50S	CPU_ATT	FSB DPWR L	982 13A3
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	13A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	13A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	13A6
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	13A6
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	986 1383
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	986 1383
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	1203 1383
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	1203 1383
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	13A4
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	13A4
CPU_IERR	CPU_50S		CPU IERR L	906
PM_DPRSLPVR	CPU_50S	CPU_ATT	PM DPRSLPVR	2007 6208
(See above)	CPU_50S	CPU_ATT	IMVP DPRSLPVR	6207
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	984 2881
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	983
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	983
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	983
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	983
XDP_TDI	CPU_50S	CPU_TTP	XDP TDI	986 908 1283
XDP_TDO	CPU_50S	CPU_TTP	XDP TDO	986 908 1283
XDP_TMS	CPU_50S	CPU_TTP	XDP TMS	986 908 1283
XDP_TCK	CPU_50S	CPU_TTP	XDP TCK	9A6 908 1286
XDP_TRST	CPU_50S	CPU_TTP	XDP TRST L	9A6 908 1283
XDP_BPM	CPU_50S	CPU_TTP	XDP BPM L<4..0>	906 1206
XDP_BPM	CPU_50S	CPU_TTP	XDP BPM L<5>	906 1206
(FSB_CPURST L)	CPU_50S	CPU_TTP	XDP CPURST L	1204
CPU_VID	CPU_50S	CPU_BMIL	CPU VID<6..0>	1086 6207
CPU_VID	CPU_50S	CPU_BMIL	IMVP6 VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	10A5 62A5
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	10A5 62A5
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	

SYNC MASTER=T18 MLB SYNC DATE=01/04/2008

### CPU/FSB Constraints

Apple Inc.	051-7898
REVISION	C.0.0
BRANCH	
PAGE	100 OF 109
SHEET	

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

### Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SR	=40_OHM_SE	=40_OHM_SR	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SR	=40_OHM_SE	=40_OHM_SR	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

### Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_20THER	*	*	MEM_20THER

Need to support MEM\*-style wildcards!

**DDR2:**  
DQ signals should be matched within 20 ps of associated DQS pair.  
DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.  
All DQS pairs should be matched within 100 ps of clocks.  
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.  
A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.  
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

**DDR3:**  
DQ signals should be matched within 5 ps of associated DQS pair.  
DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps.  
No DQS to clock matching requirement.  
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.  
A/BA/cmd signals should be matched within 5 ps of CLK pairs.  
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3  
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

### MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3.4

### Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_TYPE	
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	1485 2605 2607
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	1485 2605 2607
MEM_A_CKE	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	1445 2606 2607
MEM_A_CS	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	1485 2605 2607
MEM_A_ODT	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	1485 2605
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	1485 1405 2605 2607
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	1405 2605 2607
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	1405 2605
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	1405 2607
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	1405 2607
MEM_A_DQ	MEM_40S	MEM_DATA	MEM A DQ<7..0>	1487 2602 2604 2602 2604
MEM_A_DQ	MEM_40S	MEM_DATA	MEM A DQ<15..8>	1487 2602 2604
MEM_A_DQ	MEM_40S	MEM_DATA	MEM A DQ<23..16>	1487 1407 2682 2684 2602 2604
MEM_A_DQ	MEM_40S	MEM_DATA	MEM A DQ<31..24>	1407 2602 2604
MEM_A_DQ	MEM_40S	MEM_DATA	MEM A DQ<39..32>	1407 2685 2687 2605 2607
MEM_A_DQ	MEM_40S	MEM_DATA	MEM A DQ<47..40>	1407 1407 2685 2687
MEM_A_DQ	MEM_40S	MEM_DATA	MEM A DQ<55..48>	1407 2685 2687
MEM_A_DQ	MEM_40S	MEM_DATA	MEM A DQ<63..56>	1407 26A5 26A7 2685 2687
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<0>	14A7 2604
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<1>	14A7 2602
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<2>	1487 2684
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<3>	1487 2602
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<4>	1487 2685
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<5>	1487 2687
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<6>	1487 2685
MEM_A_DM	MEM_40S	MEM_DATA	MEM A DM<7>	1487 26A7
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<0>	1405 2602
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<0>	1405 2602
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<1>	1405 2604
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<1>	1405 2604
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<2>	1405 2682
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<2>	1405 2602
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<3>	1405 2604
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<3>	1405 2604
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<4>	1405 2687
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<4>	1405 2687
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<5>	1405 2685
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<5>	1405 2685
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<6>	1405 2687
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<6>	1405 2687
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS P<7>	1405 26A5
MEM_A_DQS	MEM_70D	MEM_DQS	MEM A DQS N<7>	1405 26A5
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	1481 2705 2707
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	1481 2705 2707
MEM_B_CKE	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	14A1 2706 2707
MEM_B_CS	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	1481 2705 2707
MEM_B_ODT	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	1481 2705
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	1481 1401 2705 2707
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	1401 2705 2707
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	1401 2705
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	1401 2707
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	1401 2707
MEM_B_DQ	MEM_40S	MEM_DATA	MEM B DQ<7..0>	1483 2702 2704 2702 2704
MEM_B_DQ	MEM_40S	MEM_DATA	MEM B DQ<15..8>	1483 2702 2704
MEM_B_DQ	MEM_40S	MEM_DATA	MEM B DQ<23..16>	1483 1403 2702 2704
MEM_B_DQ	MEM_40S	MEM_DATA	MEM B DQ<31..24>	1403 2782 2784 2702 2704
MEM_B_DQ	MEM_40S	MEM_DATA	MEM B DQ<39..32>	1403 2785 2787 2705 2707
MEM_B_DQ	MEM_40S	MEM_DATA	MEM B DQ<47..40>	1403 1403 2785 2787
MEM_B_DQ	MEM_40S	MEM_DATA	MEM B DQ<55..48>	1403 2785 2787
MEM_B_DQ	MEM_40S	MEM_DATA	MEM B DQ<63..56>	1403 27A5 27A7 2785 2787
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<0>	14A3 2704
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<1>	14A3 2702
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<2>	1483 2702
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<3>	1483 2784
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<4>	1483 2785
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<5>	1483 2787
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<6>	1483 2785
MEM_B_DM	MEM_40S	MEM_DATA	MEM B DM<7>	1483 27A7
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS P<0>	1401 2702
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS N<0>	1401 2702
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS P<1>	1401 2704
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS N<1>	1401 2704
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS P<2>	1401 2704
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS N<2>	1401 2704
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS P<3>	1401 2782
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS N<3>	1401 2702
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS P<4>	1401 2787
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS N<4>	1401 2787
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS P<5>	1401 2785
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS N<5>	1401 2785
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS P<6>	1401 2787
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS N<6>	1401 2787
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS P<7>	1401 27A5
MEM_B_DQS	MEM_70D	MEM_DQS	MEM B DQS N<7>	1401 27A5
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP_VDD	1506
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP_GND	1506

SYNC MASTER=T18 MLB SYNC DATE=01/04/2008

PAGE TITLE

### Memory Constraints

Apple Inc.

051-7898

REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-7898

REVISION C.0.0

BRANCH

PAGE

101 OF 109

SHEET

SHEET

SHEET

PCI-Express

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCI\_E\_90D and CLK\_PCI\_E\_100D.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCI\_E and MCP\_PEX\_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.4

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP\_100D, LVDS\_100D, and MCP\_DV\_COMP.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DISPLAYPORT and LVDS.

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SATA\_100D and SATA\_90D\_HDD.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SATA and SATA\_TERM.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

Main table with columns: ELECTRICAL\_CONSTRAINT\_SET, NET\_TYPE, PHYSICAL, SPACING. Lists various constraints for PCI-Express, Digital Video Signal, and SATA interfaces.

Metadata box containing: SYNC MASTER=T18 MLB, SYNC DATE=01/04/2008, MCP Constraints 1, Apple Inc., 051-7898, C.0.0, NOTICE OF PROPRIETARY PROPERTY, 102 OF 109 SHEETS, <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

D

C

B

A

D

C

B

A

PCI Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCI\_55S and CLK\_PCI\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCI and CLK\_PCI.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.8.

LPC Bus Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC\_55S and CLK\_LPC\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK\_LPC.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MCP\_USB\_BIAS and USB\_90D.

Table with 8 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

SMBus Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.11.1.

HDA Audio Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include HDA and MCP\_HDA\_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.12.1.

SIO Signal Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK\_SLOW\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK\_SLOW.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.13.

SPI Interface Constraints

Table with 8 columns: PHYSICAL\_RULE\_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI\_55S.

Table with 4 columns: SPACING\_RULE\_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.14.

Large table with columns: ELECTRICAL\_CONSTRAINT\_SET, PHYSICAL, SPACING, NET\_NAME, and VALUE. Lists various electrical constraints like MCP\_DEBUG, PCI\_AD, USB\_CAMERA, etc.

SYNC MASTER=T18 MLB SYNC DATE=12/14/2007

MCP Constraints 2

Apple Inc. 051-7898 D

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SR	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD	1706
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND	1706
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M_BUF0_R	1703 32A5
	ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1	3186 32A3
ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L	
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET MDIO	1703 3186
ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC	1703 3186
ENET_PWDOWN_L	ENET_MII_55S	ENET_MII	ENET_PWDOWN_L	
	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	3104
ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	1706 3101
	ENET_MII_55S	ENET_MII	ENET_RXD R<3..0>	3104
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RXD<0>	1706 3101
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	1706 3101
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL	1706 3181
	ENET_MII_55S	ENET_MII	ENET_RXCTL_R	3184
	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK_R	3104
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	1703 3108
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<0>	1703 3106
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	1703 3106
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	1703 3186
	ENET_MII_55S	ENET_MII	ENET_RESET_L	1703 3187
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>	3183 3388 3308
	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>	3183 3388 3308
	ENET_MDI_100D	ENET_MDI	ENET MDI TRAN P<3..0>	3384 3304 3305
	ENET_MDI_100D	ENET_MDI	ENET MDI TRAN N<3..0>	3384 3304 3305

SYNC MASTER=T18 MLB SYNC DATE=03/19/2008

Ethernet Constraints

Apple Inc. 051-7898 D  
REVISION C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED  
PAGE 104 OF 109 SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_1100	*	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_5F	*	+112_SPACING	7

SD CARD INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_550	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	+3M_SELECTRIC	7

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
FW_P0_TPA_P	FW_1100	FW_TP		FW P0 TPA P	3486 3604
FW_P0_TPA_N	FW_1100	FW_TP		FW P0 TPA N	3486 3604
FW_P0_TPB_P	FW_1100	FW_TP		FW P0 TPB P	3486 3604
FW_P0_TPB_N	FW_1100	FW_TP		FW P0 TPB N	3486 3604
FW_P1_TPA_P	FW_1100	FW_TP		FW P1 TPA P	3486 3688
FW_P1_TPA_N	FW_1100	FW_TP		FW P1 TPA N	3486 3688
FW_P1_TPB_P	FW_1100	FW_TP		FW P1 TPB P	3486 3688
FW_P1_TPB_N	FW_1100	FW_TP		FW P1 TPB N	3486 3688
Port 2 Not Used					

SD CARD NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING		
SD_D<0>	SD_550	SD_INTERFACE		SD D<0>	3002
SD_D<1>	SD_550	SD_INTERFACE		SD D<1>	3002
SD_D<2>	SD_550	SD_INTERFACE		SD D<2>	3002
SD_D<3>	SD_550	SD_INTERFACE		SD D<3>	3002
SD_D<4>	SD_550	SD_INTERFACE		SD D<4>	3002
SD_D<5>	SD_550	SD_INTERFACE		SD D<5>	3002
SD_D<6>	SD_550	SD_INTERFACE		SD D<6>	3002
SD_D<7>	SD_550	SD_INTERFACE		SD D<7>	3002
SD_CLK	SD_550	SD_INTERFACE		SD CLK	3002
SD_CMD	SD_550	SD_INTERFACE		SD CMD	3002

SYNC MASTER=K19 MLB SYNC DATE=12/01/2008

PAGE TITLE		FireWire Constraints	
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 105 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	

8 7 6 5 4 3 2 1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB 550	5MM	SMBUS_SMC_A_S3_SCL	605 605 4302
SMBUS_SMC_A_S3_SDA	SMB 550	5MM	SMBUS_SMC_A_S3_SDA	605 605 4302
SMBUS_SMC_B_S0_SCL	SMB 550	5MM	SMBUS_SMC_B_S0_SCL	4302
SMBUS_SMC_B_S0_SDA	SMB 550	5MM	SMBUS_SMC_B_S0_SDA	4302
SMBUS_SMC_O_S0_SCL	SMB 550	5MM	SMBUS_SMC_O_S0_SCL	4305
SMBUS_SMC_O_S0_SDA	SMB 550	5MM	SMBUS_SMC_O_S0_SDA	4305
SMBUS_SMC_BSA_SCL	SMB 550	5MM	SMBUS_SMC_BSA_SCL	6A7 4305
SMBUS_SMC_BSA_SDA	SMB 550	5MM	SMBUS_SMC_BSA_SDA	6A7 4305
SMBUS_SMC_MGMT_SCL	SMB 550	5MM	SMBUS_SMC_MGMT_SCL	4385
SMBUS_SMC_MGMT_SDA	SMB 550	5MM	SMBUS_SMC_MGMT_SDA	4385


SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	
			CHGR_CSI_N	
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	
			CHGR_CSO_N	

D  
C  
B  
A

D  
C  
B  
A

8 7 6 5 4 3 2 1

SYNC MASTER=T18 MLB		SYNC DATE=01/04/2008	
<b>SMC Constraints</b>			
 Apple Inc.		DRAWING NUMBER 051-7898	SIZE D
		REVISION C.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 106 OF 109	SHEET

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

K24 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DIFFPAIR			CHGR CSO R P	45A8 59B3
DIFFPAIR			CHGR CSO R N	45A8 59B3
DIFFPAIR			CPUTHMSNS D2 P	46C5
DIFFPAIR			CPUTHMSNS D2 N	46C5
DIFFPAIR			CPU THERMD P	9C6 46D5
DIFFPAIR			CPU THERMD N	9C6 46D5
DIFFPAIR			ISNS CPUVTT P	45B7
DIFFPAIR			ISNS CPUVTT N	45B7
DIFFPAIR			ISNS P1V5S0MCP P	
DIFFPAIR			ISNS P1V5S0MCP N	
DIFFPAIR			ISNS P1V5S0MCP P	
DIFFPAIR			ISNS P1V5S0MCP N	
DIFFPAIR			MCP THMSNS D2 P	6C7 46B5
DIFFPAIR			MCP THMSNS D2 N	6C7 46B5
DIFFPAIR			MCP THMDIODE P	20C3 46B5
DIFFPAIR			MCP THMDIODE N	20C3 46B5

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

SYNC MASTER=M97 MLB

**K24 SPECIAL CONSTRAINTS**

Apple Inc.      051-7898      D

REVISION      C.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
 IV ALL RIGHTS RESERVED

PAGE 107 OF 109 SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



K24 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA_P1MM				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	0.100MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM			
50_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.100 MM			
40_OHM_SE	*	Y	0.126 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	*	Y	0.222 MM	0.222 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFP	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFP	ISL3, ISL4, ISL9, ISL10	Y	0.151 MM	0.100 MM	0.224 MM	0.224 MM	0.224 MM
70_OHM_DIFP	TOP, BOTTOM	Y	0.185 MM	0.100 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFP	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFP	ISL3, ISL4, ISL9, ISL10	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM
90_OHM_DIFP	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFP	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFP	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM
100_OHM_DIFP	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFP	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFP	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFP	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_LPC	*	BGA_P1MM	BGA_P2MM
CLK_PCI	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_SLOW	*	BGA_P1MM	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA_P1MM	STANDARD
MEM_40S_VDD	BGA_P1MM	STANDARD

D  
C  
B  
A

D  
C  
B  
A

SYNC MASTER=M97 MLB	
PAGE TITLE	
K24 RULE DEFINITIONS	
Apple Inc.	DRAWING NUMBER 051-7898 D
	REVISION C.0.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE 109 OF 109	SHEET
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS	