

SCHEM, CORNHOLE, K19

PVT 04/24/2009

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

Page	Contents	Sync	Date
1	Table of Contents	DDR	12/05/2008
2	System Block Diagram	T18_MLB	12/12/2007
3	Power Block Diagram	T18_MLB	12/12/2007
4	Power Block Diagram	N/A	N/A
5	BOM Configuration	DDR	12/18/2008
6	JTAG Scan Chain	DDR	07/22/2008
7	Functional / ICT Test	N/A	N/A
8	Power Aliases	(MASTER)	(MASTER)
9	Signal Aliases	(MASTER)	(MASTER)
10	CPU FSB	M98_MLB	11/12/2008
11	CPU Power & Ground	M98_MLB	11/12/2008
12	CPU Decoupling & VID	M87_MLB	10/17/2007
13	eXtended Debug Port(MiniXDP)	M98_MLB	11/12/2008
14	MCP CPU Interface	T18_MLB	12/12/2008
15	MCP Memory Interface	T18_MLB	12/12/2008
16	MCP Memory Misc	T18_MLB	12/12/2008
17	MCP PCIe Interfaces	T18_MLB	04/04/2008
18	MCP Ethernet & Graphics	T18_MLB	12/12/2008
19	MCP PCI & LPC	T18_MLB	12/12/2008
20	MCP SATA & USB	T18_MLB	12/12/2008
21	MCP HDA & MISC	T18_MLB	12/12/2008
22	MCP Power & Ground	T18_MLB	12/12/2008
23	MCP79 A01 Silicon Support	T18_MLB	03/31/2008
24	MCP Standard Decoupling	T18_MLB	06/18/2008
25	MCP Graphics Support	AMASON_M98_MLB	06/18/2008
26	SB Misc	DDR	12/15/2008
27	FSB/DDR3/FRAMEBUF Vref Margining	DDR	12/05/2008
28	DDR3 SO-DIMM Connector A	DDR	07/22/2008
29	DDR3 SO-DIMM Connector B	DDR	07/22/2008
30	DDR3 Support	T18_MLB	12/12/2008
31	Right Clutch Connector	MUXGFX	12/08/2008
32	SECUREDIGITAL CARD READER	DEMURI	01/30/2009
33	Ethernet PHY (RTL8211CL)	SUMA_M98_MLB	07/01/2008
34	Ethernet & AirPort Support	SUMA_M98_MLB	07/01/2008
35	Ethernet Connector	AMASON_M98_MLB	12/16/2008
36	FireWire LLC/PHY (FW643)	SENSOR	08/14/2008
37	FireWire Port Power	YUN_K19_MLB	12/22/2008
38	FireWire Ports	SENSOR	08/14/2008
39	SATA Connectors	PWRSQNC	12/04/2008
40	External USB Connectors	M98_MLB	11/14/2008
41	Front Flex Support	PWRSQNC	12/04/2008
42	SMC	T18_MLB	12/12/2008
43	SMC Support	DDR	12/19/2008
44	LPC+SPI Debug Connector	CHANGZHANG	05/09/2008
45	K19 SMBUS CONNECTIONS	DDR	12/19/2008

Page	Contents	Sync	Date
46	Current & Voltage Sensing	SENSOR	08/14/2008
47	Current Sensing	YUN_K19_MLB	12/10/2008
48	Thermal Sensors	YUN_K19_MLB	12/22/2008
49	Fan Connectors	M87_MLB	10/17/2007
50	WELLSRING 1	AMASON_M98_MLB	06/18/2008
51	WELLSRING 2	PWRSQNC	01/05/2009
52	Sudden Motion Sensor (SMS)	SENSOR	08/14/2008
53	DEBUG SENSORS AND ADC	DDR	12/19/2008
54	SPI ROM	CHANG_M98_MLB	07/01/2008
55	AUDIO: CODEC/REGULATOR	AUDIO	03/16/2009
56	AUDIO: LINE INPUT FILTER	AUDIO	03/16/2009
57	AUDIO: HEADPHONE FILTER	AUDIO	03/16/2009
58	AUDIO: SPEAKER AMP	AUDIO	03/16/2009
59	AUDIO: JACKS	AUDIO	03/16/2009
60	AUDIO: JACK TRANSLATORS	AUDIO	03/16/2009
61	DC-In & Battery Connectors	YUN_K19_MLB	12/16/2008
62	PBus Supply & Battery Charger	M99_MLB	12/10/2007
63	IMVP6 CPU VCore Regulator	M87_MLB	10/17/2007
64	5V / 3.3V Power Supply	PWRSQNC	12/17/2008
65	1.5V DDR3 Supply	DDR	12/05/2008
66	MCP CORE REGULATOR	M98_MLB	11/14/2008
67	CPU VTT / 1V05 S0 Power Supply	M99_MLB	12/14/2007
68	Misc Power Supplies	M99_MLB	12/14/2007
69	Power Control	PWRSQNC	12/17/2008
70	Power FETs	DDR	12/05/2008
71	NV G96 PCI-E	MUXGFX	07/10/2008
72	NV G96 Core/FB Power	MUXGFX	07/10/2008
73	NV G96 Frame Buffer I/F	MUXGFX	07/10/2008
74	GDDR3 Frame Buffer A (Top)	MUXGFX	07/10/2008
75	GDDR3 Frame Buffer B (Top)	MUXGFX	07/10/2008
76	NV G96 GPIO/MIO/Misc	MUXGFX	07/10/2008
77	G96 GPIOs & Straps	MUXGFX	07/09/2008
78	NV G96 Video Interfaces	MUXGFX	07/10/2008
79	GPU (G96) CORE SUPPLY	M87_MLB	10/17/2007
80	LVDS Display Connector	DDR	12/19/2008
81	Muxed Graphics Support	AMASON_M98_MLB	12/05/2008
82	DisplayPort Connector	MUXGFX	07/10/2008
83	1.1V / 1V8 FB Power Supply	MUXGFX	07/10/2008
84	Graphics MUX (GMUX)	MUXGFX	07/10/2008
85	LCD BACKLIGHT DRIVER	DDR	12/12/2008
86	LCD Backlight Support	YITE_M98_MLB	07/02/2008
87	Misc Power Supplies	MUXGFX	02/01/2008
88	CPU/FSB Constraints	MUXGFX	02/18/2008
89	Memory Constraints	MUXGFX	02/18/2008
90	MCP Constraints 1	MUXGFX	02/18/2008

Page	Contents	Sync	Date
91	MCP Constraints 2	MUXGFX	02/18/2008
92	Ethernet Constraints	MUXGFX	02/18/2008
93	FireWire Constraints	MUXGFX	02/18/2008
94	SMC Constraints	MUXGFX	02/18/2008
95	GPU (G96) CONSTRAINTS	MUXGFX	02/18/2008
96	Project Specific Constraints	MUXGFX	02/21/2008
97	PCB Rule Definitions	M99_MLB	01/22/2008


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7892	1	SCHEM,CORNHOLE,K19	SCH	CRITICAL	
820-2523	1	PCBF,CORNHOLE,K19	PCB	CRITICAL	

DRAWING TITLE: SCHEM, CORNHOLE, K19
 LAST_MODIFIED: Fri Apr 24 15:23:24 2009

DIMENSIONS ARE IN MILLIMETERS XX : _____ X.XX : _____ X.XXX : _____ ANGLES : _____ DO NOT SCALE DRAWING THIRD ANGLE PROJECTION	METRIC	APPLE INC. NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>DRAPTR</td> <td>DESIGN CK</td> </tr> <tr> <td>ENG APPD</td> <td>MFG APPD</td> </tr> <tr> <td>QA APPD</td> <td>DESIGNER</td> </tr> <tr> <td>RELEASE</td> <td>SCALE</td> </tr> </table>	DRAPTR	DESIGN CK	ENG APPD	MFG APPD	QA APPD	DESIGNER	RELEASE	SCALE	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>MATERIAL/FINISH NOTED AS APPLICABLE</td> <td>SIZE D</td> </tr> </table>	MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td colspan="2" style="text-align: center;">TITLE</td> </tr> <tr> <td colspan="2" style="text-align: center;">SCHEM, MBP 15MLB</td> </tr> <tr> <td>DRAWING NUMBER</td> <td>REV.</td> </tr> <tr> <td style="text-align: center;">051-7892</td> <td style="text-align: center;">A.0.0</td> </tr> <tr> <td colspan="2" style="text-align: right;">SHT 1 OF 97</td> </tr> </table>	TITLE		SCHEM, MBP 15MLB		DRAWING NUMBER	REV.	051-7892	A.0.0	SHT 1 OF 97	
DRAPTR	DESIGN CK																					
ENG APPD	MFG APPD																					
QA APPD	DESIGNER																					
RELEASE	SCALE																					
MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D																					
TITLE																						
SCHEM, MBP 15MLB																						
DRAWING NUMBER	REV.																					
051-7892	A.0.0																					
SHT 1 OF 97																						



System Block Diagram

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	2		

M98 POWER SYSTEM ARCHITECTURE



Power Block Diagram

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	3	97	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6


5

4

3

2

1

Power Block Diagram		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
 APPLE INC.	SIZE	REV.
	D	A.0.0
SCALE	SHT	OF
NONE	4	97



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	4	97

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9965	PCBA, 2.66GHZ, 256SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XN, CPU_2_66GHZ, FB_256_SAMSUNG
630-9966	PCBA, 2.66GHZ, 256HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XP, CPU_2_66GHZ, FB_256_HYNIX
630-9967	PCBA, 2.80GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XQ, CPU_2_80GHZ, FB_512_SAMSUNG
630-9968	PCBA, 2.80GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XR, CPU_2_80GHZ, FB_512_HYNIX
630-9969	PCBA, 3.06GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XS, CPU_3_06GHZ, FB_512_SAMSUNG
630-9970	PCBA, 3.06GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XT, CPU_3_06GHZ, FB_512_HYNIX
085-0736	K19 MLB DEVELOPMENT	K19_DEVEL_PVT

K19 BOM Groups

BOM GROUP	BOM OPTIONS
K19_COMMON	ALTERNATE, COMMON, K19, K19_COMMON1, K19_COMMON2, K19_PROGPARTS
K19_COMMON1	BOOT_MODE_USER, DPMUX_EN_S0, DP_CA_DET_EG_PLD, DP_ESD, EG_PWRSEQ_HW, EXTRACT_BUFF
K19_COMMON2	GMUX_1V8, GPUVID_1P00V, GPU_SS_INT, ISL6258A, MCP_B03, MCPSEQ_SMC, MIKEY, MUXGFX, SMC_DEBUG_YES, XDP
K19_DEVEL_ENG	BMON_ENG, DEBUG_ADC, GMUX_JTAG, LPCPLUS, VREFMRGN, XDP_CONN
K19_DEVEL_PVT	BMON_PROD, LPCPLUS, NO_VREFMRGN, XDP_CONN
K19_PROD	BMON_PROD, LPCPLUS_NOT, NO_VREFMRGN
K19_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG

BOM GROUP	BOM OPTIONS
FR_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG
FR_256_HYNIX	VRAM4, VRAM_256_HYNIX
FR_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG
FR_512_HYNIX	VRAM4, VRAM_512_HYNIX

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XN]	CRITICAL	EEE_6XN
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XP]	CRITICAL	EEE_6XP
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XQ]	CRITICAL	EEE_6XQ
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XR]	CRITICAL	EEE_6XR
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XS]	CRITICAL	EEE_6XS
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XT]	CRITICAL	EEE_6XT

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3761	1	IC, PDC, SUGLA, FRQ, 1.660, 256, 1066, 80, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ
337S3682	1	IC, PDC, SUGLA, FRQ, 1.800, 256, 1066, 80, 3M, BGA	U1000	CRITICAL	CPU_2_80GHZ
337S3744	1	IC, PDC, SUGLA, FRQ, 1.000, 256, 1066, 80, 3M, BGA	U1000	CRITICAL	CPU_3_06GHZ
338S0710	1	IC, MCP79MXT-B3, 35X35MM, BGA1437	U1400	CRITICAL	MCP_B03
338S0694	1	IC, RTL8251CA-VB-GR, GIGE TRANSCEIVER, 48P, LQFP	U3700	CRITICAL	
338S0654	1	IC, FMS43-E, 1394B PHY/DMC1 L38K/PC1-E, 12	U4100	CRITICAL	
341S2384	1	IR, ENCODER II, CV7C63803-LQNC	U4800	CRITICAL	
338S0563	1	IC, SMC, HS8/2117, 99MX99M, TLP	U4900	CRITICAL	SMC_BLANK
341S2462	1	IC, SMC, DEVELOPMENT, K19	U4900	CRITICAL	SMC_PROG
341S2503	1	IC, PSOC *M/USB, 56PIN, MLF, K19	U5701	CRITICAL	TPAD_PROG
335S0384	1	IC, 12MBIT 8-PIN SPI SERIAL FLASH, 8010R	U6100	CRITICAL	BOOTROM_BLANK
341S2456	1	IC, EFI ROM, DEVELOPMENT, K19	U6100	CRITICAL	BOOTROM_PROG
338S0554	1	IC, GPU, 55nm, NV G96-GS, BGA969, LF	U8000	CRITICAL	
333S0507	4	IC, SDRAM, GDDR3, 16Mx32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0483	4	IC, SDRAM, GDDR3, 16Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX
333S0511	4	IC, SDRAM, GDDR3, 32Mx32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0506	4	IC, SDRAM, GDDR3, 32Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_HYNIX

Development BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0736	1	K19 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
13850603	13850602		ALL	Waiver all to Samsung
35321681	35321294		ALL	Waiver all to Samsung
15280276	15280683		ALL	Waiver all to Samsung
34182367	34182366		ALL	Waiver all to Intel
15281034	15280867		ALL	Waiver all to Intel
15780058	15780055		ALL	Waiver all to Intel
15280915	15280796		ALL	Waiver all to Intel
12850220	12850262		ALL	Waiver all to Intel
12780062	12780108		ALL	Waiver all to Intel
15280968	15280966		ALL	Waiver all to Intel
31150447	31150406		ALL	Waiver all to Intel
33850714	33850554		ALL	Low Leakage DRG DRG
10780138	10780074		ALL	Waiver all to Intel
10780139	10780075		ALL	Waiver all to Intel

BOM Configuration


SYNC_MASTER=DDR SYNC_DATE=12/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	5		

1.05V TO 3.3V LEVEL TRANSLATOR (M98: ON ICT FIXTURE)



JTAG Scan Chain

SYNC_MASTER=DOR SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	6		

Functional Test Points




ICT Test Points

Pin	Test Point	Property	Value
55	NC AUD LO1 N L	MAKE_BASE=TRUE	TRUE
55	NC AUD LO1 P L	MAKE_BASE=TRUE	TRUE
20	NC USB 10N	MAKE_BASE=TRUE	TRUE
20	NC USB 10P	MAKE_BASE=TRUE	TRUE
18	NC ENET INTR L	MAKE_BASE=TRUE	TRUE
18	NC ENET PWRDWN L	MAKE_BASE=TRUE	TRUE
19	NC LPC DRQ0 L	MAKE_BASE=TRUE	TRUE
16	TP MEM A CKE<3..2>	MAKE_BASE=TRUE	TRUE
15	NC MEM A CLK2N	MAKE_BASE=TRUE	TRUE
16	NC MEM A CLK3N	MAKE_BASE=TRUE	TRUE
16	NC MEM A CLK4P	MAKE_BASE=TRUE	TRUE
16	NC MEM A CLK4N	MAKE_BASE=TRUE	TRUE
16	NC MEM A CS L<3>	MAKE_BASE=TRUE	TRUE
16	TP MEM A ODT<3..2>	MAKE_BASE=TRUE	TRUE
16	NC MEM B CKE<2>	MAKE_BASE=TRUE	TRUE
16	NC MEM B CLK3P	MAKE_BASE=TRUE	TRUE
16	NC MEM B CLK4N	MAKE_BASE=TRUE	TRUE
16	NC MEM B CLK4P	MAKE_BASE=TRUE	TRUE
16	NC MEM B CLK5N	MAKE_BASE=TRUE	TRUE
16	NC MEM B ODT<2>	MAKE_BASE=TRUE	TRUE
16	NC MLB RAM SIZE	MAKE_BASE=TRUE	TRUE
21	NC P7 7	MAKE_BASE=TRUE	TRUE
10	TP PCI AD<31..8>	MAKE_BASE=TRUE	TRUE
19	TP PCI C BE L<3..0>	MAKE_BASE=TRUE	TRUE
19	NC PCI CLK0	MAKE_BASE=TRUE	TRUE
19	NC PCI CLK1	MAKE_BASE=TRUE	TRUE
19	NC PCI DEVSEL L	MAKE_BASE=TRUE	TRUE
19	NC PCI FRAME L	MAKE_BASE=TRUE	TRUE
19	NC PCI GNT0 L	MAKE_BASE=TRUE	TRUE
19	NC PCI GNT1 L	MAKE_BASE=TRUE	TRUE
19	NC PCI INTW L	MAKE_BASE=TRUE	TRUE
19	NC PCI INTX L	MAKE_BASE=TRUE	TRUE
19	NC PCI INTZ L	MAKE_BASE=TRUE	TRUE
19	NC PCI IRDY L	MAKE_BASE=TRUE	TRUE
19	NC PCI PERR L	MAKE_BASE=TRUE	TRUE
19	NC PCI RESET1 L	MAKE_BASE=TRUE	TRUE
19	NC PCI SERR L	MAKE_BASE=TRUE	TRUE
19	NC PCI STOP L	MAKE_BASE=TRUE	TRUE
19	NC PCI TRDY L	MAKE_BASE=TRUE	TRUE
17	NC PCIE CLK100M PE4N	MAKE_BASE=TRUE	TRUE
17	NC PCIE CLK100M PE4P	MAKE_BASE=TRUE	TRUE
17	NC PCIE CLK100M PE5N	MAKE_BASE=TRUE	TRUE
17	NC PCIE CLK100M PE5P	MAKE_BASE=TRUE	TRUE
17	NC PCIE CLK100M PE6P	MAKE_BASE=TRUE	TRUE
17	NC PCIE PE4 D2RN	MAKE_BASE=TRUE	TRUE
17	NC PCIE PE4 R2D CN	MAKE_BASE=TRUE	TRUE
17	NC PE4 PRSNT L	MAKE_BASE=TRUE	TRUE
17	NC PSOC P1 3	MAKE_BASE=TRUE	TRUE
17	NC PSOC SDA	MAKE_BASE=TRUE	TRUE
20	NC SATA C D2RP	MAKE_BASE=TRUE	TRUE
20	NC SATA C R2D CN	MAKE_BASE=TRUE	TRUE
20	NC SATA C R2D CP	MAKE_BASE=TRUE	TRUE
20	NC SATA D D2RN	MAKE_BASE=TRUE	TRUE
20	NC SATA D D2RP	MAKE_BASE=TRUE	TRUE
21	NC SB A20GATE	MAKE_BASE=TRUE	TRUE

Pin	Test Point	Property	Value
10	TRUE FSB A L<31..3>		10 14 88
10	TRUE FSB ADS L		10 14 88
10	TRUE FSB ADSTB L<1..0>		10 14 88
10	TRUE FSB D L<63..0>		10 14 88
10	TRUE FSB DINV L<3..0>		10 14 88
10	TRUE FSB DSTB L N<3..0>		10 14 88
10	TRUE FSB DSTB L P<3..0>		10 14 88
10	TRUE FSB HIT L		10 14 88
10	TRUE FSB HITM L		10 14 88
10	TRUE FSB LOCK L		10 14 88
20	TRUE USB BT N		20 31 91
20	TRUE USB BT P		20 31 91
20	TRUE USB CAMERA N		20 31 91
20	TRUE USB CAMERA P		20 31 91
39	TRUE SATA ODD D2R UF N		39 96
39	TRUE SATA ODD D2R UF P		39 96
82	TRUE DP ML C P<3..0>		82 95

Note:
NO_TEST properties are also on page 9, 26, 43, 50

Functional / ICT Test
 SYNC_MASTER=N/A SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Power Aliases

SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
----------------------	--------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	8	97




APPLE INC.



Thermal Module Holes




Frame Holes




Extra FSB Pull-ups


Exist in MRB but not Intel designs. Here for CYA.
If found to be necessary, will move to page14.csa




Bosses



MCP79 PCIe PRSNT# Straps




Digital Ground



Signal Aliases


SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



LAYOUT NOTE:
COMP0,2 CONNECT WITH ZO=27.4OHM,
MAKE TRACE LENGTH SHORTER THAN 0.5".
COMP1,3 CONNECT WITH ZO=55OHM,
MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB
SYNC_MASTER=M98_MLB SYNC_DATE=11/12/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



(CPU CORE POWER)
PPVCORE_S0_CPU_7 8 11 12 46 63

Standard Voltage:

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

Low Voltage:

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

Ultra Low Voltage:

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

(CPU IO POWER 1.05V)
PPCPUVTT_S0_5 7 8 12 13 14 17 18 20 22

- 4500 mA (before VCC stable)
- 2500 mA (after VCC stable)



(CPU INTERNAL PLL POWER 1.5V)
PP1V8R1V5_S0_FET_7 8 12 16 24 28 29 39 68 69

130 mA

- VID0 AD6 CPU VID<0>
- VID1 AF5 CPU VID<1>
- VID2 AE5 CPU VID<2>
- VID3 AF4 CPU VID<3>
- VID4 AE3 CPU VID<4>
- VID5 AF3 CPU VID<5>
- VID6 AE2 CPU VID<6>

VCCSENSE AF7 CPU VCCSENSE P

VSSSENSE AE7 CPU VCCSENSE N




CPU Power & Ground
SYNC_MASTER=M98_MLB SYNC_DATE=11/12/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	11		

Current numbers from Merom for Santa Rosa EMTS, doc #22221.



CPU Decoupling & VID

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	12	97	

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0620 adapter board to support CPU, MCP debugging.


MCP79-specific pinout



← Direction of XDP module
Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (MiniXDP)
SYNC_MASTER=M98_MLB SYNC_DATE=11/12/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	13		




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP CPU Interface
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97






MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	15		



MCP Memory Misc


SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT		OF
NONE	16		97

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP PCIe Interfaces


SYNC_MASTER=TI8_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER	REV.
	D 051-7892	A.0.0
SCALE	SHT	OF
NONE	17	97



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable:
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable:
 Okay to float all TV_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_HPD_DET.
 NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
 Dual-channel TMDS: Power +VDD_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
 Alias to DVI_HPD for systems using IFP for DVI.
 Alias to GMUX_INT for systems with GMUX.
 Alias to HPLUG_DET2 for other systems.
 Pull-down (20k) required in all cases.


MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	18		



MCP PCI & LPC

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 19	OF 97



If all SATA_Ax & Bx pins are not used, ground DVDD0_SATA and AVDD0_SATA.
 If all SATA_Cx pins are not used, ground DVDD1_SATA and AVDD1_SATA.

MCP SATA & USB
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	20		



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps
 For EMI Reduction on HDA interface




MCP HDA & MISC
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	21	97

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Power & Ground
 SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	22		

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

MCP79 A01 Silicon Support

SYNC_MASTER=T18_MLB SYNC_DATE=03/31/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SH1 23	OF 97



MCP Standard Decoupling

SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHEET	OF	97
NONE	24		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

8

7

6

5

4







3

2

1

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.

NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: 1x 2.2uF 0402 (2.2 uF)



25 18	NC MCP RGB RED	==	NC MCP RGB RED	18 25
25 18	NC MCP RGB GREEN	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB GREEN	18 25
25 18	NC MCP RGB BLUE	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB BLUE	18 25
25 18	NC MCP RGB HSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB HSYNC	18 25
25 18	NC MCP RGB VSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB VSYNC	18 25
90 25 18	NC CRT IG R C PR	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG R C PR	18 25 90
90 25 18	NC CRT IG G Y Y	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG G Y Y	18 25 90
90 25 18	NC CRT IG B COMP PB	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG B COMP PB	18 25 90
90 25 18	NC CRT IG HSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG HSYNC	18 25 90
90 25 18	NC CRT IG VSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE NC CRT IG VSYNC	18 25 90
25 18	NC MCP RGB DAC RSET	==	NC MCP RGB DAC RSET	18 25
25 18	NC MCP RGB DAC VREF	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP RGB DAC VREF	18 25
90 25 18	NC MCP TV DAC RSET	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP TV DAC RSET	18 25 90
90 25 18	NC MCP TV DAC VREF	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP TV DAC VREF	18 25 90
25 18	NC MCP CLK27M XTALIN	==	NC MCP CLK27M XTALIN	18 25
25 18	NC MCP CLK27M XTALOUT	==	MAKE_BASE=TRUE NO_TEST=TRUE NC MCP CLK27M XTALOUT	18 25

MCP Graphics Support
 SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=06/18/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	25	97	

Current numbers from email Xiaowei Lin provided 11/12/2007 3:22pm (no official document number).

8

7

6

5


4

3


2

1


RTC Power Sources




RTC Crystal



MCP 25MHz Crystal




MCP S0 PWRGD & CPU_VLD





MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.
 MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.
 SMC 99ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).
 NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)




Reset Button



SB Misc

SYNC_MASTER=DDR SYNC_DATE=12/15/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	26	97

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 NO_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF	FRAME BUFFER VREF
DAC channel	A	B	A	B	C	D
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55	0xFF
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining
 SYNC_MASTER=DDR SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	27		


Page Notes

Power aliases required by this page:
 - PPIV8R1V5_S0_MEM_A
 - PPIV8R1V5_S3_MEM_A
 - PPIV8R1V5_S3_MEM_VTT_A
 - PPIV8R1V5_S3_MEM_VTT_A
 - PPIV8R1V5_S3_MEM_VTT_A (2.5 - 3.3V)

Signal aliases required by this page:
 - I2C_S0D0MMA_SCL
 - I2C_S0D0MMA_SDA

DCM options provided by this page:
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)




"Factory" (top) slot

DDR3 SO-DIMM Connector A
 SYMC_MASTER=DDR SYMC_DATA=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 28	OF 97


Page Notes

Power aliases used by this page:
 - PPIV8R1V5_S0_MEM_B
 - PPIV8R1V5_S3_MEM_B
 - PPIV8R1V5_S0_MEM_VTT_B
 - PPIV8R1V5_S3_MEM_VTT_B
 - PPIV8R1V5_S0_MEM_B (2.5 - 3.3V)

Signal aliases used by this page:
 - I3C_S0D3MMB_SCL
 - I3C_S0D3MMB_SDA

MMIO options provided by this page:
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B

SYMC_MASTER=DDR SYMC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	29 OF 97

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1

DDR3 RESET Support

Required because MCP79 does not meet DDR3 spec power-up reset timing requirement.



DDR3 Support

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	30	97



5V S3 WLAN FET

Part	TPCP8102
Type	P-Channel
R _{ds(on)}	14 mOhm @4.5V
Loading	0.8 A (EDP)

AIRPORT

ALS CAMERA

BLUETOOTH


Right Clutch Connector

SYNC_MASTER=MUXGFx SYNC_DATE=12/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	31		



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516-0225	1	CONN,SD CARD READER,OPTN B	J3500	CRITICAL	

SECUREDIGITAL CARD READER

SYNC_MASTER=VEMURI SYNC_DATE=01/30/2009

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	32		



PP3V3 ENET PHY
 (43mA typ - 1000base-T)
 (19mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

PPIV2R1V05 ENET
 (221mA typ - 1000base-T)
 (7mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3_ENET_PHY for internal switcher.
 Alias to GND for external 1.05V supply.

TP PP3V3 ENET PHY VDDREG
 If internal switcher is used, must place 1x 22uF &
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

NC RTL8211 REGOUT
 If internal switcher is used, must place inductor within 5mm
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.
 If internal switcher is not used, VDDREG and REGOUT can float.

ENET_RESET_L is not asserted when WOL is active.
 Hence, RC (R3725 and C3725) are made NOSTUFF.

Reserved for EMI
 per RealTek request.

Configuration Settings:
 PHYAD = 01 (PHY Address 00001)
 AN[1:0] = 11 (Full auto-negotiation)
 RXDLY = 0 (RXCLK transitions with data)
 TXDLY = 0 (No TXCLK Delay)


Ethernet PHY (RTL8211CL)
 SYNC_MASTER=SUMA_M98_MLB SYNC_DATE=07/01/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE		33	

3.3V ENET FET

@ 2.5V Vgs:
 Rds(on) = 90mOhm max
 I(max) = 1.7A (85C)

CRITICAL
Q3810
 NTR4101P
 SOT-23-HF




MOBILE:
 Recommend aliasing PM_SLP_RMGT_L and =P3V3ENET_EN. Nets separated on ARB for alternate power options.

WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



1.05V ENET FET


1.8V Vgs
 CRITICAL
Q3840
 SI2312BDS
 SOT23



Non-ARB:
 Recommend aliasing PM_SLP_RMGT_L and =P1V05ENET_EN. Nets separated on ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
 Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.




Ethernet & AirPort Support

SYNC_MASTER=SUMA_M98_MLB SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	34	97

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



Ethernet Connector

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=12/16/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	35	97	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480557	1	RES,0.475 ohm,1%,1/16W,0402	R4100	CRITICAL	



FireWire LLC/PHY (FW643)

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	4.12.0
SCALE	SHT	OF	97
NONE	36		

Page Notes

Power aliases required by this page:
 -PPBUS_S5_FWPWRSW (system supply for bus power)
 -PP3V3_FW_LATEVG_ACTIVE
 -PPVFW_FW_SUMMODE (power passthru summation mode)

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:

3.3V FW FET

@ 2.5V Vgs:


Rds(on) = 90mOhm max
I(max) = 1.7A (85C)

CRITICAL
Q4291
NTR4101P
SOT-23-HF



FireWire Port Power Switch

Late-VG Event Detection



FireWire Port Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHEET	OF
NONE	37	97

Page Notes

Power aliases required by this page:
 - =PPVP_FW_PORT1
 - =PP3V3_FW_LATEVG

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)




FireWire PHY Config Straps

Configures PHY for:
 - 1-port Portable Power Class (0)
 - Port "1" Bilingual (1394B)




Termination

Place close to FireWire PHY



Late-VG Protection Power



FireWire Ports

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	38		


ODD Power Control



SATA ODD Port




SATA HDD Port



SATA Connectors		
SYNC_MASTER=PWRSONC	SYNC_DATE=12/04/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

	DRAWING NUMBER D 051-7892	REV. A.0.0
	SCALE NONE	SHEET 39 OF 97



Port Power Switch

Left USB Port A


USB/SMC Debug Mux

Left USB Port B

External USB Connectors
 SYNC_MASTER=M98_MLB SYNC_DATE=11/14/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 40	OF 97

IR SUPPORT





Front Flex Support

SYNC_MASTER=PWRSONC SYNC_DATE=12/04/2008


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	41	97	

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)



PLACEMENT_NOTE=Place R4999 close to U4900 pins N14,N15
PLACEMENT_NOTE=Place C4920 close to U4900 pins N14,N15

PLACEMENT_NOTE=Place C4907 close to U4900 pin F1


NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


SMC
SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		42	97

SMC Reset "Button" / Brownout Detect




SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1912		ALL	Intersil ISL6002-33

System (Sleep) LED Circuit




- 42 43 NC SMC FAN 2 CTL == NC_SMC_FAN_2_CTL 42 43
- 42 43 NC SMC FAN 2 TACH == NC_SMC_FAN_2_TACH 42 43
- 42 43 NC SMC FAN 3 CTL == NC_SMC_FAN_3_CTL 42 43
- 42 43 NC SMC FAN 3 TACH == NC_SMC_FAN_3_TACH 42 43
- 42 43 NC ESTARLDO EN == NC_ESTARLDO_EN 42 43


- 62 43 42 SMC_BC_ACOK == SMC_BC_ACOK 42 43 61 62
- 46 43 42 SMC_MCP_VSENSE == SMC_MCP_VSENSE 42 43 46
- 46 43 42 SMC_CPU_HI_ISENSE == SMC_CPU_HI_ISENSE 42 43 46
- 47 43 42 SMC_MCP_CORE_ISENSE == SMC_MCP_CORE_ISENSE 42 43 47
- 47 43 42 SMC_MCP_DDR_ISENSE == SMC_MCP_DDR_ISENSE 42 43 47
- 47 43 42 SMC_CPU_FSB_ISENSE == SMC_CPU_FSB_ISENSE 42 43 47
- 47 43 42 SMC_GPU_IV8_ISENSE == SMC_GPU_IV8_ISENSE 42 43 47
- 43 42 NC_EXCARD_PWR_EN == NC_EXCARD_PWR_EN 42 43
- 43 42 TP_SMC_P24 == TP_SMC_P24 42 43
- 46 43 42 SMC_BMON_MUX_SEL == SMC_BMON_MUX_SEL 42 43 46
- 43 42 TP_SMC_P41 == TP_SMC_P41 42 43
- 43 42 NC_ALS_GAIN == NC_ALS_GAIN 42 43
- 43 21 SMC_IG_THROTTLE_L == SMC_IG_THROTTLE_L 21 42 43
- 43 42 TP_SMC_RSTGATE_L == TP_SMC_RSTGATE_L 42 43




SMC Crystal Circuit



Debug Power "Button"



SMC FSB to 3.3V Level Shifting



- 42 SMC_PA0 R5091 100K 1 2
- 42 SMC_PA1 R5092 100K 1 2
- 50 42 SMC_ONOFF_L R5070 10K 1 2
- 61 50 42 SMC_LID R5071 100K 1 2
- 42 SMC_PH2 R5072 10K 1 2
- 44 42 40 SMC_TX_L R5073 10K 1 2
- 44 42 40 SMC_RX_L R5074 100K 1 2

- 44 42 SMC_TMS R5077 10K 1 2
- 44 42 SMC_TDO R5078 10K 1 2
- 44 42 SMC_TDI R5079 10K 1 2
- 44 42 SMC_TCK R5080 10K 1 2
- 61 42 7 SMC_BIL_BUTTON_L R5081 10K 1 2
- 62 61 42 SMC_BC_ACOK R5087 470K 1 2
- 43 42 SMC_INT_L R5093 10K 1 2

- 42 SMC_BS_ALRT_L R5076 100K 1 2
- 42 37 34 21 SMC_ADAPTER_EN R5085 10K 1 2
- 42 SMC_CASE_OPEN R5086 10K 1 2
- 42 SMC_EXCARD_CP R5088 10K 1 2
- 70 69 43 42 40 21 7 PM_SLP_S4_L R5090 100K 1 2
- 70 69 43 42 40 21 7 PM_SLP_S4_L ==


- 42 SMC_PA5 R5089 10K 1 2

SMC Support
 SYNC_MASTER=DOR SYNC_DATE=12/19/2008


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	43		


LPC+SPI Connector



Alternate SPI ROM Support



SPI MUX BYPASS



LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	44		





Current & Voltage Sensing

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	46	97	

Consider INA211 (GAIN 500 version) since I=4.93 Amps across R5388


MCP VCore Current Sense



GPU VCore Current Sense




MCP MEM VDD Current Sense




GPU VCore Current Sense and GPU 1.8V Current Sense share dual package opamp U5410

GPU 1.8V Current Sense



MCP MEM VDD Current Sense and CPU FSB 1.05V Current Sense share dual package opamp U5440

CPU FSB 1.05V Current Sense



Current Sensing

SYNC_MASTER=YUN_K19_MLB SYNC_DATE=12/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		47	97

CPU Proximity/CPU Die/Right Fin Stack




MCP Proximity/MCP Die/Battery Charger Proximity



Note: EMC1413 can perform Beta Compensation for External Diode 1 only


GPU Proximity/GPU Die/Left Heat Pipe



Placement note:
Place on top side under left heat pipe near CPU

Thermal Sensors		
SYNC_MASTER=YUN_K19_MLB	SYNC_DATE=12/22/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	48	97	



Fan Connectors

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEETS 49	OF 97


PSOC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SMS	V_SMS	POWER
TMPL02	V+	100A	2.55 KOHM	0.255 V	0.255E-6 W
3V3 LDO	VDD	800A		0.204 V	16.32E-6 W
	VDD	60MA MAX	1.0 OHM	0.6 V	36E-3 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	VDD	14MA (MAX)		0.021 V	294E-6 W
1.8V BOOSTER	VIN	49A (MAX)	4.7 OHM	0.0188 V	75.2E-6 W




ISOLATION CIRCUIT




TPAD BUTTONS DISABLE



KEYBOARD CONNECTOR




SMC_MANUAL_RESET LOGIC




WELLSPRING 1
 SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=06/18/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

BOOSTER +18.5VDC FOR SENSORS


BOOSTER DESIGN CONSIDERATION:
 - POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




IPD FLEX CONNECTOR



3V3 LDO FOR IPD



Keyboard LED Driver



To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
 LOW = keyboard backlight present
 HIGH= keyboard backlight not present
 BOM OPTION: KBDLED_YES
 R5853 ALWAYS PRESENT

KBD BACKLIGHT CONNECTOR

WELLSPRING 2
 SYNC_MASTER=PWRSONC SYNC_DATE=01/05/2009
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	51		

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2


1

Analog SMS

R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

Sudden Motion Sensor (SMS)

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	52	97



DEBUG SENSORS AND ADC

SYNC_MASTER=DDR SYNC_DATE=12/19/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 53	OF 97



MCP79 SPI Frequency Select


Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
 Any of the 4 frequencies can be selected
 with R6190, R6191, R5190 and R5191


SPI ROM
 SYNC_MASTER=CHANG_M98_MLB SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHEET 54	OF 97



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2234



NOTES ON CODEC I/O

- DIFF FSINPUT= 2.45VRMS
- SE FSINPUT= 1.22VRMS
- DAC1 FSOUTPUT= 1.34VRMS
- DAC2/3 FSOUTPUTDIFF= 2.67VRMS
- DAC2/3 FSOUTPUTSE= 1.34VRMS

AUDIO: CODEC/REGULATOR

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	55		

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1

LINE INPUT VOLTAGE DIVIDER


CODEC RIN = 20K OHMS
 NET RIN = 20K OHMS
 FC = 8 HZ
 VIN = 2VRMS, CODEC VIN = 1.21 VRMS



AUDIO: LINE INPUT FILTER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	56	97

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



AUDIO: HEADPHONE FILTER
 SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	57	97	

8

7

6

5







4

3

2

1



3X MONO SPEAKER AMPLIFIERS (SSM2315)
 APN: 353S2500
 GAIN = 6DB
 1ST ORDER FC (L&R) = 120 HZ +/- 30%
 1ST ORDER FC (SUB) = 58HZ +/- 30%





AUDIO: SPEAKER AMP
 SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	58		

AUDIO JACK 1 LO/HP JACK, SPDIF TX



AUDIO JACK 2 LINE IN JACK, SPDIF RX



AUDIO: JACKS

SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	59		




CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PORT B LEFT(HEADSET MIC) CRITICAL HP=80HZ, LP=8.82KHZ MIKEY MIN_LINE_WIDTH=0.1MM L6880 MIN_NECK_WIDTH=0.1MM FERR-1000-OHM VOLTAGE=3.3V



PORT B RIGHT (BUILT-IN MIC)




PORT C DETECT (LINE-IN)




AUDIO: JACK TRANSLATORS
 SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

MagSafe DC Power Jack





The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.



3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator




DC-In & Battery Connectors


SYNC_MASTER=YUN_K19_MLB SYNC_DATE=12/16/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	61	97



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1811	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	ISL6258 2S Battery Default
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	ISL6258A 3S Battery Default

PBus Supply & Battery Charger

SYNC_MASTER=M99_MLB SYNC_DATE=12/10/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SCALE	DRAWING NUMBER		REV.
	NONE	D	051-7892	A.0.0
	SHT	62	OF	97



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

IMVP6 BOOT1	IMVP6 BOOT2	IMVP6 UGATE1	IMVP6 UGATE2	IMVP6 LGATE1	IMVP6 LGATE2	IMVP6 ISEN1	IMVP6 ISEN2	IMVP6 VSUM1	IMVP6 VSUM2	IMVP6 VO1	IMVP6 VO2
36	63	35	63	34	63	24	63	19	63	18	63

IMVP6 VID<6>	IMVP6 VID<5>	IMVP6 VID<4>	IMVP6 VID<3>	IMVP6 VID<2>	IMVP6 VID<1>	IMVP6 VID<0>	CPU DPRSTP L	IMVP6 DPRSLPVR	CPU PSI L	IMVP6 IMON
43	42	41	40	39	38	37	46	45	2	3

TP IMVP6 CLKEN L	IMVP6 VR_ON R	VR_PWRGOOD_DELAY	IMVP6 VR_TT L	IMVP6 NTC	(GND_IMVP6_SGND)	IMVP6 SOFT	IMVP6 RBIAS	(GND_IMVP6_SGND)	IMVP6 VDIFF	IMVP6 FB2	IMVP6 FB	IMVP6 COMP	IMVP6 VW
47	44	1	5	6	7	4	13	12	11	10	9	25	49

IMVP6 FB2	IMVP6 FB	IMVP6 COMP	IMVP6 VW	IMVP6 VSEN_P	IMVP6 VSEN_N
12	11	10	9	63	63

IMVP6 PHASE1	IMVP6 PHASE2	IMVP6 BOOT1	IMVP6 BOOT2	IMVP6 UGATE1	IMVP6 UGATE2	IMVP6 LGATE1	IMVP6 LGATE2	IMVP6 ISEN1	IMVP6 ISEN2	IMVP6 VSUM1	IMVP6 VSUM2	IMVP6 VO1	IMVP6 VO2
34	63	36	63	35	63	34	63	24	63	19	63	18	63

IMVP6 VDIFF RC	IMVP6 COMP RC	IMVP6 VSEN_P	IMVP6 VSEN_N
42	42	63	63

IMVP6 VR_ON	IMVP6 OCSET	IMVP6 VO	IMVP6 DROOP	IMVP6 DFB	IMVP6 VSEN	IMVP6 RTN
44	1	18	16	17	14	15

IMVP6 FB2	IMVP6 FB	IMVP6 COMP	IMVP6 VW	IMVP6 VSEN_P	IMVP6 VSEN_N
12	11	10	9	63	63

IMVP6 PHASE1	IMVP6 PHASE2	IMVP6 BOOT1	IMVP6 BOOT2	IMVP6 UGATE1	IMVP6 UGATE2	IMVP6 LGATE1	IMVP6 LGATE2	IMVP6 ISEN1	IMVP6 ISEN2	IMVP6 VSUM1	IMVP6 VSUM2	IMVP6 VO1	IMVP6 VO2
34	63	36	63	35	63	34	63	24	63	19	63	18	63

IMVP6 VDIFF RC	IMVP6 COMP RC	IMVP6 VSEN_P	IMVP6 VSEN_N
42	42	63	63

IMVP6 VR_ON	IMVP6 OCSET	IMVP6 VO	IMVP6 DROOP	IMVP6 DFB	IMVP6 VSEN	IMVP6 RTN
44	1	18	16	17	14	15

IMVP6 FB2	IMVP6 FB	IMVP6 COMP	IMVP6 VW	IMVP6 VSEN_P	IMVP6 VSEN_N
12	11	10	9	63	63

IMVP6 PHASE1	IMVP6 PHASE2	IMVP6 BOOT1	IMVP6 BOOT2	IMVP6 UGATE1	IMVP6 UGATE2	IMVP6 LGATE1	IMVP6 LGATE2	IMVP6 ISEN1	IMVP6 ISEN2	IMVP6 VSUM1	IMVP6 VSUM2	IMVP6 VO1	IMVP6 VO2
34	63	36	63	35	63	34	63	24	63	19	63	18	63

IMVP6 VDIFF RC	IMVP6 COMP RC	IMVP6 VSEN_P	IMVP6 VSEN_N
42	42	63	63

IMVP6 VR_ON	IMVP6 OCSET	IMVP6 VO	IMVP6 DROOP	IMVP6 DFB	IMVP6 VSEN	IMVP6 RTN
44	1	18	16	17	14	15

IMVP6 FB2	IMVP6 FB	IMVP6 COMP	IMVP6 VW	IMVP6 VSEN_P	IMVP6 VSEN_N
12	11	10	9	63	63

IMVP6 PHASE1	IMVP6 PHASE2	IMVP6 BOOT1	IMVP6 BOOT2	IMVP6 UGATE1	IMVP6 UGATE2	IMVP6 LGATE1	IMVP6 LGATE2	IMVP6 ISEN1	IMVP6 ISEN2	IMVP6 VSUM1	IMVP6 VSUM2	IMVP6 VO1	IMVP6 VO2
34	63	36	63	35	63	34	63	24	63	19	63	18	63

IMVP6 VDIFF RC	IMVP6 COMP RC	IMVP6 VSEN_P	IMVP6 VSEN_N
42	42	63	63

IMVP6 VR_ON	IMVP6 OCSET	IMVP6 VO	IMVP6 DROOP	IMVP6 DFB	IMVP6 VSEN	IMVP6 RTN
44	1	18	16	17	14	15

IMVP6 FB2	IMVP6 FB	IMVP6 COMP	IMVP6 VW	IMVP6 VSEN_P	IMVP6 VSEN_N
12	11	10	9	63	63

IMVP6 PHASE1	IMVP6 PHASE2	IMVP6 BOOT1	IMVP6 BOOT2	IMVP6 UGATE1	IMVP6 UGATE2	IMVP6 LGATE1	IMVP6 LGATE2	IMVP6 ISEN1	IMVP6 ISEN2	IMVP6 VSUM1	IMVP6 VSUM2	IMVP6 VO1	IMVP6 VO2
34	63	36	63	35	63	34	63	24	63	19	63	18	63

IMVP6 VDIFF RC	IMVP6 COMP RC	IMVP6 VSEN_P	IMVP6 VSEN_N
42	42	63	63

IMVP6 VR_ON	IMVP6 OCSET	IMVP6 VO	IMVP6 DROOP	IMVP6 DFB	IMVP6 VSEN	IMVP6 RTN
44	1	18	16	17	14	15

IMVP6 CPU VCore Regulator


SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHEET	OF
NONE	63	97



APPLE INC.



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	Cytec alternate to MspLayers

- M99 differences from last sync on 11/01/07 to M88 MLB:
1. L7260 changed from M88 MLB inductors to 152S0693.
 2. Q7220 changed to 372S0512. Q7225 changed to 376S0511.
 3. U7200 changed to 353S2087.
 4. Added R7200, R7220, R7221, R7260, R7261, C7201.

5V / 3.3V Power Supply

SYNC_MASTER=PWRSQNC SYNC_DATE=12/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	64		




1.5V DDR3 Supply

SYNC_MASTER=DDR SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	65		



VID<2:0>	VOLTAGE
000	1.05V
001	1.00V
010	0.95V
100	0.85V
101	0.80V
110	0.75V
111	0.70V

MCP CORE REGULATOR

SYNC_MASTER=M98_MLB SYNC_DATE=11/14/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	66		



M99 differences from last sync on 12/03/07 to T18 MLB:
 1. Tied THERMAL_PAD to PGND. GND and THERMAL_PAD disconnected.


CPU VTT / 1V05 S0 Power Supply

SYNC_MASTER=M99_MLB SYNC_DATE=12/14/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	67	97	



1.05V S0 PLL LDO

$$V_{OUT} = 0.8V * (1 + R_A / R_B)$$

Vout = 1.05V
MAX CURRENT = 0.5A

MCP 1.05V S5 (AUXC) SUPPLY


Vout = 1.053V
MAX CURRENT = 0.8A
FREQ = 1.6MHZ

$$V_{OUT} = 0.8V * (1 + R_A / R_B)$$

Misc Power Supplies
 SYNC_MASTER=M99_MLS SYNC_DATE=12/14/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	68	97	

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0


Signal	Level
PM_ALL_GFX_PGOOD	High
PM_ALL_GPU_PGOOD	High

- 096 GPU requires rails to come up in the following order:
- 1) 1.1V
 - 2) GPU_3.3V
 - 3) GPUVCORE
 - 4) GDDR3 1.8V
- BOMOPTION: EG

Power Control
 SYNC_MASTER=PWRQNC SYNC_DATE=12/17/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	OF
		69	97



3.3V S3 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

3.3V S0 FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

3.3V GPU FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.1 A (EDP)
BOM_OPTION	EG

5.0V S0 FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.7 A (EDP)

1.5V S0 FET

MOSFET	Rome SenseFET
CHANNEL	N-TYPE
RDS(ON)	6.3 mOhm @4.5V
LOADING	5.4 A (EDP)

MCP79 DDR FETS

MCP79 DDR pad leakage is high enough that nvidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM_VTT_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.

Power FETs

SYNC_MASTER=DDR SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	70		

Page Notes

Power aliases required by this page:
 - =PPIV2_GPU_PEX_PLLXVDD
 - =PPIV2_GPU_PEX_IOVDDQ
 - =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

83 78 76 73 71 8 PPIV1 SOGPU REG
 83 78 76 73 71 8 PPIV1 SOGPU REG
 83 78 76 73 71 8 PPIV1 SOGPU REG

PEX 1.1V Current = 2A



250mA

1500mA

180mA

PPIV1 GPU PEX PLLVDD F

L8015 10NH-600MA



NV G96 PCI-E
 SYNC_MASTER=MUXGFx SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	71		

Page Notes

Power aliases required by this page:
 - =PPVCORE_GPU
 - =PP1V8_GPU_FBVDDQ





Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



75 74 73 47 9 8 PP1V8_S0GPU_ISNS

Nvidia PRD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF



NV G96 Core/FB Power

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	NONE	SHT	72 OF 97

Page Notes


Power aliases required by this page:
- =PP1V2_GPU_FBPLLAVDD
- =PP1V8_GPU_FBIO
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)

U8000
NB9P-GS
BGA
SYMBOL 3 OF 9

Table of pin connections for U8000, listing pins like FBA_CMD0, FBA_D0, FBA_D1, etc., and their corresponding internal signals.

U8000
NB9P-GS
BGA
SYMBOL 4 OF 9

Table of pin connections for U8000, listing pins like FBC_CMD0, FBC_D0, FBC_D1, etc., and their corresponding internal signals.




NV G96 Frame Buffer I/F
SYNC_MASTER=MUXGF
SYNC_DATE=07/10/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VREFA

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer A (Top)

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHEET	OF
NONE	74	97

Page Notes

Power aliases required by this page:
 - =PPIV8_S0_FB_VDD
 - =PPIV8_S0_FB_VREF_B

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer B (Top)
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_VDD33
 - =PP3V3_GPU_MIO
 - =PP1V2_GPU_PLLVDD
 - =PP1V2_GPU_H_PLLVDD
 - =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



U8000 NB9P-GS BGA SYMBOL 6 OF 9

GPIO0	K1	NC GPU GPIO 0	77
GPIO1	K2	DP EG_HPD	77 81
GPIO2	K3	TP LVDS EG_BKL_PWM	77
GPIO3	H3	EG_LCD_PWR_EN	77 84
GPIO4	H2	EG_BKLT_EN	77 84
GPIO5	H1	TP GPU GSTATE<0>	77
GPIO6	H4	GPU GPIO 6	77
GPIO7	H5	GPIO7 FBVDD ALTVO	77 83
GPIO8	H6	SMC GFX OVERTEMP_R_L	77
GPIO9	J7	SMC GFX THROTTLE_R_L	77
GPIO10	K4	FB_VREF_INTERM	77 79
GPIO11	K5	GPU VCORE VID0	77 79
GPIO12	H7	GPU VCORE VID1	77 79
GPIO13	J4	GPU VCORE VID2	77 79
GPIO14	J6	TP GPU VCORE VID3	77
GPIO15	L1	NC GPU GPIO 15	77
GPIO16	L2	GPU GPIO 16	77
GPIO17	L4	NC GPU GPIO 17	77
GPIO18	M4	NC GPU GPIO 18	77
GPIO19	L7	NC GPU GPIO 19	77
GPIO20	L5	NC GPU GPIO 20	77
GPIO21	K6	NC GPU GPIO 21	77
GPIO22	L6	NC GPU GPIO 22	77
GPIO23	M6	NC GPU GPIO 23	77
HDA_SDI	C7	NC CPU HDA SDI	77
HDA_SDO	B7	NC CPU HDA SDO	77
HDA_SYNC	A7	NC CPU HDA SYNC	77
HDA_BCLK	D7	NC CPU HDA BCLK	77
HDA_RST*	D6	NC CPU HDA RST L	77
SPDIF	A5	NC GPU SPDIF	77
BUFRST*	A4	TP GPU BUFRST L	77
JTAG_TCK	AP14	JTAG MCP TCK	6 13 21
JTAG_TDI	AN14	GPU JTAG TDI	6
JTAG_TDO	AN16	TP GPU JTAG TDO	6
JTAG_TMS	AR14	GPU JTAG TMS	6
JTAG_TRST*	AP16	JTAG MCP TRST L	6 13 21
MIOA_CLKIN	N4	NC GPU MIOA CLKIN	77
MIOA_CLKOUT	R4	NC GPU MIOA CLKOUT P	77
MIOA_CLKOUT*	T4	NC GPU MIOA CLKOUT N	77
MIOA_CTL3	P5	NC GPU MIOA CTL3	77
MIOA_DE	N2	TP GPU MIOA DE	77
MIOA_D0	N1	TP GPU MIOA D<0>	77
MIOA_D1	P4	TP GPU MIOA D<1>	77
MIOA_D2	P1	TP GPU MIOA D<2>	77
MIOA_D3	P2	TP GPU MIOA D<3>	77
MIOA_D4	P3	TP GPU MIOA D<4>	77
MIOA_D5	T3	TP GPU MIOA D<5>	77
MIOA_D6	T2	TP GPU MIOA D<6>	77
MIOA_D7	T1	TP GPU MIOA D<7>	77
MIOA_D8	U4	TP GPU MIOA D<8>	77
MIOA_D9	U1	TP GPU MIOA D<9>	77
MIOA_D10	U2	NC GPU MIOA D<10>	77
MIOA_D11	U3	NC GPU MIOA D<11>	77
MIOA_D12	R6	NC GPU MIOA D<12>	77
MIOA_D13	T6	NC GPU MIOA D<13>	77
MIOA_D14	N6	NC GPU MIOA D<14>	77
MIOA_HSYNC	N3	NC GPU MIOA HSYNC	77
MIOA_VSYNC	L3	NC GPU MIOA VSYNC	77
MIOB_CLKIN	AE1	NC GPU MIOB CLKIN	77
MIOB_CLKOUT	V4	NC GPU MIOB CLKOUT P	77
MIOB_CLKOUT*	W4	NC GPU MIOB CLKOUT N	77
MIOB_CTL3	W3	NC GPU MIOB CTL3	77
MIOB_DE	Y5	NC GPU MIOB DE	77
MIOB_D0	Y1	NC GPU MIOB D<0>	77
MIOB_D1	Y2	NC GPU MIOB D<1>	77
MIOB_D2	Y3	NC GPU MIOB D<2>	77
MIOB_D3	AB3	NC GPU MIOB D<3>	77
MIOB_D4	AB2	NC GPU MIOB D<4>	77
MIOB_D5	AB1	NC GPU MIOB D<5>	77
MIOB_D6	AC4	NC GPU MIOB D<6>	77
MIOB_D7	AC1	NC GPU MIOB D<7>	77
MIOB_D8	AC2	NC GPU MIOB D<8>	77
MIOB_D9	AC3	NC GPU MIOB D<9>	77
MIOB_D10	AE3	NC GPU MIOB D<10>	77
MIOB_D11	AE2	NC GPU MIOB D<11>	77
MIOB_D12	U6	NC GPU MIOB D<12>	77
MIOB_D13	W6	NC GPU MIOB D<13>	77
MIOB_D14	Y6	NC GPU MIOB D<14>	77
MIOB_D15	W5	GPU STRAP<0>	77
MIOB_D16	W7	GPU STRAP<1>	77
MIOB_D17	V7	GPU STRAP<2>	77
MIOB_HSYNC	W1	NC GPU MIOB HSYNC	77
MIOB_VSYNC	W2	NC GPU MIOB VSYNC	77
THERMDP	B5	GPU TDIODE P	48 77 86
THERMDN	B4	GPU TDIODE N	48 77 86
PGOOD_OUT*	C5	TP GPU PGOOD_OUT L	77

NV G96 GPIO/MIO/Misc
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Renamed signals Unused signals

77 76 GPU_XTALOUT	== GPU_XTALOUT	76 77 NC_GPU_SPDIF	== NC_GPU_SPDIF
77 76 GPU_CLK27M	== GPU_CLK27M	76 77 NC_CPU_HDA_SDI	== NC_CPU_HDA_SDI
77 76 GPU_CLK27M_SS	== GPU_CLK27M_SS	76 77 NC_CPU_HDA_SDO	== NC_CPU_HDA_SDO
77 76 GPU_TDIODE_P	== GPU_TDIODE_P	76 77 NC_CPU_HDA_SYNC	== NC_CPU_HDA_SYNC
77 76 GPU_TDIODE_N	== GPU_TDIODE_N	76 77 NC_CPU_HDA_BCLK	== NC_CPU_HDA_BCLK
77 76 LVDS_EG_DDC_CLK	== LVDS_EG_DDC_CLK	76 77 NC_CPU_HDA_RST_L	== NC_CPU_HDA_RST_L
77 76 LVDS_EG_DDC_DATA	== LVDS_EG_DDC_DATA	76 77 NC_FBA_MA<13>	== NC_FBA_MA<13>
77 76 DP_EG_DDC_CLK	== DP_EG_DDC_CLK	76 77 NC_FBA_MA<13>	== NC_FBA_MA<13>
77 76 DP_EG_DDC_DATA	== DP_EG_DDC_DATA	76 77 NC_FBA_CMD28	== NC_FBA_CMD28
		76 77 NC_FBA_CMD29	== NC_FBA_CMD29
		76 77 NC_FBA_CMD30	== NC_FBA_CMD30
		76 77 NC_FBA_CMD31	== NC_FBA_CMD31
		76 77 NC_FBA_CMD32	== NC_FBA_CMD32
		76 77 NC_FBA_CMD33	== NC_FBA_CMD33
		76 77 NC_FBA_CMD34	== NC_FBA_CMD34
		76 77 NC_FBA_CMD35	== NC_FBA_CMD35
		76 77 NC_FBA_CMD36	== NC_FBA_CMD36
		76 77 NC_FBA_CMD37	== NC_FBA_CMD37
		76 77 NC_FBA_CMD38	== NC_FBA_CMD38
		76 77 NC_FBA_CMD39	== NC_FBA_CMD39
		76 77 NC_FBA_CMD40	== NC_FBA_CMD40
		76 77 NC_FBA_CMD41	== NC_FBA_CMD41
		76 77 NC_FBA_CMD42	== NC_FBA_CMD42
		76 77 NC_FBA_CMD43	== NC_FBA_CMD43
		76 77 NC_FBA_CMD44	== NC_FBA_CMD44
		76 77 NC_FBA_CMD45	== NC_FBA_CMD45
		76 77 NC_FBA_CMD46	== NC_FBA_CMD46
		76 77 NC_FBA_CMD47	== NC_FBA_CMD47
		76 77 NC_FBA_CMD48	== NC_FBA_CMD48
		76 77 NC_FBA_CMD49	== NC_FBA_CMD49
		76 77 NC_FBA_CMD50	== NC_FBA_CMD50
		76 77 NC_FBA_CMD51	== NC_FBA_CMD51
		76 77 NC_FBA_CMD52	== NC_FBA_CMD52
		76 77 NC_FBA_CMD53	== NC_FBA_CMD53
		76 77 NC_FBA_CMD54	== NC_FBA_CMD54
		76 77 NC_FBA_CMD55	== NC_FBA_CMD55
		76 77 NC_FBA_CMD56	== NC_FBA_CMD56
		76 77 NC_FBA_CMD57	== NC_FBA_CMD57
		76 77 NC_FBA_CMD58	== NC_FBA_CMD58
		76 77 NC_FBA_CMD59	== NC_FBA_CMD59
		76 77 NC_FBA_CMD60	== NC_FBA_CMD60
		76 77 NC_FBA_CMD61	== NC_FBA_CMD61
		76 77 NC_FBA_CMD62	== NC_FBA_CMD62
		76 77 NC_FBA_CMD63	== NC_FBA_CMD63
		76 77 NC_FBA_CMD64	== NC_FBA_CMD64
		76 77 NC_FBA_CMD65	== NC_FBA_CMD65
		76 77 NC_FBA_CMD66	== NC_FBA_CMD66
		76 77 NC_FBA_CMD67	== NC_FBA_CMD67
		76 77 NC_FBA_CMD68	== NC_FBA_CMD68
		76 77 NC_FBA_CMD69	== NC_FBA_CMD69
		76 77 NC_FBA_CMD70	== NC_FBA_CMD70
		76 77 NC_FBA_CMD71	== NC_FBA_CMD71
		76 77 NC_FBA_CMD72	== NC_FBA_CMD72
		76 77 NC_FBA_CMD73	== NC_FBA_CMD73
		76 77 NC_FBA_CMD74	== NC_FBA_CMD74
		76 77 NC_FBA_CMD75	== NC_FBA_CMD75
		76 77 NC_FBA_CMD76	== NC_FBA_CMD76
		76 77 NC_FBA_CMD77	== NC_FBA_CMD77
		76 77 NC_FBA_CMD78	== NC_FBA_CMD78
		76 77 NC_FBA_CMD79	== NC_FBA_CMD79
		76 77 NC_FBA_CMD80	== NC_FBA_CMD80
		76 77 NC_FBA_CMD81	== NC_FBA_CMD81
		76 77 NC_FBA_CMD82	== NC_FBA_CMD82
		76 77 NC_FBA_CMD83	== NC_FBA_CMD83
		76 77 NC_FBA_CMD84	== NC_FBA_CMD84
		76 77 NC_FBA_CMD85	== NC_FBA_CMD85
		76 77 NC_FBA_CMD86	== NC_FBA_CMD86
		76 77 NC_FBA_CMD87	== NC_FBA_CMD87
		76 77 NC_FBA_CMD88	== NC_FBA_CMD88
		76 77 NC_FBA_CMD89	== NC_FBA_CMD89
		76 77 NC_FBA_CMD90	== NC_FBA_CMD90
		76 77 NC_FBA_CMD91	== NC_FBA_CMD91
		76 77 NC_FBA_CMD92	== NC_FBA_CMD92
		76 77 NC_FBA_CMD93	== NC_FBA_CMD93
		76 77 NC_FBA_CMD94	== NC_FBA_CMD94
		76 77 NC_FBA_CMD95	== NC_FBA_CMD95
		76 77 NC_FBA_CMD96	== NC_FBA_CMD96
		76 77 NC_FBA_CMD97	== NC_FBA_CMD97
		76 77 NC_FBA_CMD98	== NC_FBA_CMD98
		76 77 NC_FBA_CMD99	== NC_FBA_CMD99
		76 77 NC_FBA_CMD100	== NC_FBA_CMD100


Unused I2C Buses

77 76 NC_GPU_I2CC_SCL	NO_TEST=TRUE	== NC_GPU_I2CC_SCL	76 77 NC_FBA_CMD28	== NC_FBA_CMD28
77 76 NC_GPU_I2CC_SDA	NO_TEST=TRUE	== NC_GPU_I2CC_SDA	76 77 NC_FBA_CMD29	== NC_FBA_CMD29
77 76 NC_GPU_I2CD_SCL	NO_TEST=TRUE	== NC_GPU_I2CD_SCL	76 77 NC_FBA_CMD30	== NC_FBA_CMD30
77 76 NC_GPU_I2CD_SDA	NO_TEST=TRUE	== NC_GPU_I2CD_SDA	76 77 NC_FBA_CMD31	== NC_FBA_CMD31
77 76 NC_GPU_I2CE_SCL	NO_TEST=TRUE	== NC_GPU_I2CE_SCL	76 77 NC_FBA_CMD32	== NC_FBA_CMD32
77 76 NC_GPU_I2CE_SDA	NO_TEST=TRUE	== NC_GPU_I2CE_SDA	76 77 NC_FBA_CMD33	== NC_FBA_CMD33
77 76 NC_GPU_I2CH_SCL	NO_TEST=TRUE	== NC_GPU_I2CH_SCL	76 77 NC_FBA_CMD34	== NC_FBA_CMD34
77 76 NC_GPU_I2CH_SDA	NO_TEST=TRUE	== NC_GPU_I2CH_SDA	76 77 NC_FBA_CMD35	== NC_FBA_CMD35

I2CS ties into SMBus connection page (I2CS requires pullups even if not used)

Native Func	GPIOs	Native Func	GPIOs
NC_GPU_GPIO_0	GP	NC_GPU_GPIO_15	HPDE
DP_EG_HPD	HPDC	GPU_GPIO_16	DVI_MODE0
TP_LVDS_EG_BKL_PWM	LCD0_BL_PWM	NC_GPU_GPIO_17	HDMI_DETECT0
EG_LCD_PWR_EN	LCD0_VDD	NC_GPU_GPIO_18	DVI_MODE1
EG_BKLT_EN	LCD0_BL_EN	NC_GPU_GPIO_19	HDMI_DETECT1
TP_GPU_GSTATE<0>	VID0	NC_GPU_GPIO_20	HPDD
GPU_GPIO_6	VID1	NC_GPU_GPIO_21	HPDF
GPIO7_FB_VDD_ALTVO	VID2/MEM_VID	NC_GPU_GPIO_22	SWAPRDY_A
		NC_GPU_GPIO_23	GP

Config Straps




Strapping Pin	Strapping Bit 3	Strapping Bit 2	Strapping Bit 1	Strapping Bit 0
ROM_SO	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLLEN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP_2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP_1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP_0	USER[3]	USER[2]	USER[1]	USER[0]



Strap S1/S2 Bit[3:0] PU/PD Rval	Strap S1/S2 Bit[3:0] PU/PD Rval
0 0000 PD 5k	8 1000 PU 5k
1 0001 PD 10k	9 1001 PU 10k
2 0010 PD 15k	A 1010 PU 15k
3 0011 PD 20k	B 1011 PU 20k
4 0100 PD 25k	C 1100 PU 25k
5 0101 PD 30k	D 1101 PU 30k
6 0110 PD 35k	E 1110 PU 35k
7 0111 PD 45k	F 1111 PU 45k

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11490378	1	RES.MTL FILM,1/16W,45.3K,1.0402,SMD,LF	R8708		VRAM_512_SAMSUNG
11490368	1	RES.MTL FILM,1/16W,35.7K,1.0402,SMD,LF	R8708		VRAM_512_HYNIX
11490361	1	RES.MTL FILM,1/16W,30.1K,1.0402,SMD,LF	R8708		VRAM_512_QIMONDA
11490343	1	RES.MTL FILM,1/16W,20.0K,1.0402,SMD,LF	R8708		VRAM_256_SAMSUNG
11490331	1	RES.MTL FILM,1/16W,15.0K,1.0402,SMD,LF	R8708		VRAM_256_HYNIX
11490378	1	RES.MTL FILM,1/16W,45.3K,1.0402,SMD,LF	R8707		VRAM_1024_SAMSUNG
11490361	1	RES.MTL FILM,1/16W,30.1K,1.0402,SMD,LF	R8707		VRAM_1024_QIMONDA

GPU 27MHz Crystal



Unused Clocks



Isolation FETs for DP MUX inputs

G96 GPIOs & Straps

SYNC_MASTER=MUXGFX SYNC_DATE=07/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	77	97

Page Notes

Power aliases required by this page:
 - =PP1V8_GPU_IPFX
 - =PP3V3_GPU_IPPCD_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Sum of peak currents: 240mA

70 # PP1V8_GPU_IPFX

70 # PP1V8_GPU_IPPCD_IOVDD F

70 # PP1V8_GPU_IPPCD_PLLVDD F

70 # PP1V8_GPU_IPPCD_RSET

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F












70 # PP1V8_GPU_IPPEF_PLLVDD F

70 # PP1V8_GPU_IPPEF_RSET

70 # PP1V8_GPU_IPPEF_IOVDD F

D
C
B
A


D
C
B
A



NV G96 Video Interfaces
 SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

GPU VCore Regulator




GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	K19	-	-
1	1	1	0	0.92700V	-	K19	-
1	0	1	1	1.00425V	-	-	K19

Other VID states may not be valid

K19 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1




GPU (G96) CORE SUPPLY
 SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	79	97



LCD (LVDS) INTERFACE

100K pull-ups are for
no-panel case (development).
Panel has 2K pull-ups

518S0651


LVDS Display Connector
 SYNC_MASTER=DOR SYNC_DATE=12/19/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT 80 OF 97		
NONE			

LVDS Transmitter Termination


All emulated LVDS outputs require this termination

PLACEMENT NOTE=Place at U9600 (All 24 resistors)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0517	16	RES,MTL FILM,270 OHM,1%,1/16W,0402,SMD,L	R9320-R9357		GMUX_2V5
114S0174	16	RES,MTL FILM,1/16W,357 OHM,1%,0402,SMD,L	R9320-R9357		GMUX_1V8

DisplayPort Mux



LVDS DDC MUX



Muxed Graphics Support

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=12/05/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	81	97



DisplayPort Connector

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	82	97	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC, ISL6236, DUAL PWM CTRL, QFN32	U9500	CRITICAL	

1.1V / 1V8 FB Power Supply


SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	83		



GMUX CPLD

LVDS Receiver Termination

PLACEMENT_NOTE=Place at U9200 (All 14 resistors)

80 84 18	LVDS IG A CLK P	R9650	100 1	2	1%	1/16W	MF-LF	402	LVDS IG A CLK N	18 84 90
80 84 18	LVDS IG A DATA P<0>	R9651	100 1	2	1%	1/16W	MF-LF	402	LVDS IG A DATA N<0>	18 84 90
80 84 18	LVDS IG A DATA P<1>	R9652	100 1	2	1%	1/16W	MF-LF	402	LVDS IG A DATA N<1>	18 84 90
80 84 18	LVDS IG A DATA P<2>	R9653	100 1	2	1%	1/16W	MF-LF	402	LVDS IG A DATA N<2>	18 84 90
80 84 18	LVDS IG B DATA P<0>	R9654	100 1	2	1%	1/16W	MF-LF	402	LVDS IG B DATA N<0>	18 84 90
80 84 18	LVDS IG B DATA P<1>	R9655	100 1	2	1%	1/16W	MF-LF	402	LVDS IG B DATA N<1>	18 84 90
80 84 18	LVDS IG B DATA P<2>	R9656	100 1	2	1%	1/16W	MF-LF	402	LVDS IG B DATA N<2>	18 84 90

Required Pullups

84	GMUX DEBUG RESET L	R9680	1K	1	2	5%	1/16W	MF-LF	402
84	JTAG GMUX TCK	R9690	4.7K	1	2	5%	1/16W	MF-LF	402
84	EG_CLKREQ OUT L	R9695	10K	1	2	5%	1/16W	MF-LF	402

Required Pulldowns

84 81	DP MUX SEL EG	R9681	10K	1	2	5%	1/16W	MF-LF	402
84 81	LVDS DDC SEL IG	R9682	10K	1	2	5%	1/16W	MF-LF	402
84 81	LVDS DDC SEL EG	R9683	10K	1	2	5%	1/16W	MF-LF	402
84 18 9	EG RESET L	R9691	100K	1	2	5%	1/16W	MF-LF	402
84 18 9	GMUX INT	R9692	20K	1	2	5%	1/16W	MF-LF	402
84 84	LCD BKLT PWM	R9693	100K	1	2	5%	1/16W	MF-LF	402
84	EG_CLKREQ IN L	R9694	100K	1	2	5%	1/16W	MF-LF	402

U9600 XP28 CSBGA-HF

84 6	JTAG GMUX TCK	K14	TCK
19 9 6	JTAG GMUX TDI	L13	TDI
17 9 6	JTAG GMUX TDO	K13	TDO
19 9 6	JTAG GMUX TMS	L12	TMS
	GMUX_TOE	K2	TOE
	GMUX_CFG0	K1	CPG0
86 9	LCD BKLT_EN	P2	PB2A
85 84	LCD BKLT_PWM	N2	PB2B
84 81	LVDS DDC_SEL_EG	P4	PB14A
84 81	LVDS DDC_SEL_IG	N4	PB14B
81	DP_MUX_EN	N3	PB15A(OD)
84 81	DP_MUX_SEL_EG	M4	PB15B
84 7 9	EG_RESET_L	P5	PB16A
84	EG_RAIL1_EN	M5	PB16B
84	EG_RAIL2_EN	P6	PB17A
84	EG_RAIL3_EN	M6	PB17B
84	EG_RAIL4_EN	P7	PB18A
84 9	EG_CLKREQ_OUT_L	M7	PB18B(OD)
77	DP_CA_DET_EG	N7	PB19A
80	LCD_PWR_EN	N8	PB19B
91 44 12 19	LPC_AD<0>	P9	PB20A
91 44 12 19	LPC_AD<1>	N9	PB20B
91 44 12 19	LPC_AD<2>	P10	PB30A
91 44 12 19	LPC_AD<3>	M10	PB30B
91 44 12 19	LPC_FRAME_L	P12	PB31A
91 26 19	LPC_RESET_L	P13	PB31B
91 26 19	LPC_CLK33M_GMUX	N12	PB32A
84 18 9	GMUX_INT	P14	PB32B
90 84 18	LVDS IG B DATA P<2>	B1	PL2A
90 84 18	LVDS IG B DATA N<2>	B2	PL2B
	TP_GMUX_PL10A	C2	PL10A
	TP_GMUX_PL10B	D3	PL10B
90 84 18	LVDS IG A DATA P<0>	D1	PL11A
90 84 18	LVDS IG A DATA N<0>	E1	PL11B
90 84 18	LVDS IG A DATA P<1>	D2	PL12A
90 84 18	LVDS IG A DATA N<1>	E2	PL12B
90 84 18	LVDS IG A DATA P<2>	F1	PL13A
90 84 18	LVDS IG A DATA N<2>	G1	PL13B
90 84 18	LVDS IG B DATA P<0>	F3	PL14A
90 84 18	LVDS IG B DATA N<0>	G2	PL14B
90 84 18	LVDS IG B DATA P<1>	H2	PL15A
90 84 18	LVDS IG B DATA N<1>	G3	PL15B
90 84 18	LVDS IG A CLK P	H1	PL16A
90 84 18	LVDS IG A CLK N	H3	PL16B
9	TP_LVDS_MUX_SEL_EG	L1	PL18A
	TP_GMUX_PL18B_VSYNC	L3	PL18B
26	GMUX_PCIE_RESET_L	K3	PL19A
84	GMUX_PM_SLP_S3_L	L2	PL19B
83 69 9	PM_ALL_GPU_PGOOD	N1	PL32A
84	EG_CLKREQ_IN_L	P1	PL32B

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
336S0025	1	IC,XP2-5_HF,CPLD,BLANK	U9600	CRITICAL	GMUX_5K_BLANK
341S2479	1	IC,CPLD,LATTICE,132CSBGA,K19	U9600	CRITICAL	GMUX_PROG

Graphics MUX (GMUX)

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.
 *PPVOUT_S0_LCDBKLT_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 * LVDS_IG_BKL_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35382670	1	IC, LP8543, WHT LED BKL, PROD	U9701	CRITICAL	

LCD BACKLIGHT DRIVER


SYNC_MASTER=DDR SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	85		



LCD Backlight Support

SYNC_MASTER=YITE_M98_MLS SYNC_DATE=07/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	86	97	

1.8V/1.2V S0 SWITCHER



Misc Power Supplies
 SYNC_MASTER=MUXGFX SYNC_DATE=02/01/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	87	97	

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include FSB_50S and FSB_DSTR_50S.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include FSB_DATA, FSB_DSTB, FSB_ADDR, FSB_ADSTB, FSB_1X.

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right. Signals within each 4x group should be matched within 5 ps of strobe. DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps. Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s. DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right. Signals within each 2x group should be matched within 20 ps. ADTSTB#s should be matched +/- 300 ps. Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right. Signals within each 1x group should be matched to CPU clock, +0/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer. Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU_50S and CPU_27P4S.

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_AGTL, CPU_8MIL, CPU_COMP, CPU_GTLREF, CPU_ITP, CPU_VCCSENSE.

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes MCP_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes MCP_FSB_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_FSB_100D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_FSB.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

Large table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various signal groups like FSB_4X Signal Groups, FSB_2X Signals, and FSB_1X Signals with their respective constraints.

CPU/FSB Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7892 A.0.0

SCALE NONE SHEET 88 OF 97

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	15 28
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	15 28
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	15 29
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	15 29
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	15 29
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	15 29
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	15 29
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 29
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 29
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 29
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 29
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 29
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 29
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 29
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 29
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 29
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 29
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 29
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 29
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 29
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 29
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 29
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 29
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 29
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 29
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 29
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 29
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 29
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 29
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 29
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 29
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 29
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 29
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	16

Memory Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	89		

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	13.1 MM	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:
 - 37.5-ohm from MCP to first termination resistor.
 - 50-ohm from first to second termination resistor.
 - 75-ohm from output of three-pole filter to connector (if possible).
 R/G/B signals should be matched as close as possible and < 10 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PEG_R2D	PCIE_90D	PCIE	PEG R2D P<15..0>	71
PEG_R2D	PCIE_90D	PCIE	PEG R2D N<15..0>	71
PEG_D2R	PCIE_90D	PCIE	PEG R2D C P<15..0>	9 71
PEG_D2R	PCIE_90D	PCIE	PEG R2D C N<15..0>	9 71
PCIE_MINI_R2D	PCIE_90D	PCIE	PEG D2R P<15..0>	9 71
PCIE_MINI_R2D	PCIE_90D	PCIE	PEG D2R N<15..0>	9 71
PCIE_MINI_D2R	PCIE_90D	PCIE	PEG D2R C P<15..0>	71
PCIE_MINI_D2R	PCIE_90D	PCIE	PEG D2R C N<15..0>	71
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE MINI R2D P	7 31 96
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE MINI R2D N	7 31 96
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE MINI R2D C P	17 31
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE MINI R2D C N	17 31
PCIE_EXCARD_R2D	PCIE_90D	PCIE	PCIE MINI D2R P	7 17 31
PCIE_EXCARD_R2D	PCIE_90D	PCIE	PCIE MINI D2R N	7 17 31
PCIE_EXCARD_D2R	PCIE_90D	PCIE	PCIE FW R2D P	36
PCIE_EXCARD_D2R	PCIE_90D	PCIE	PCIE FW R2D N	36
PCIE_EXCARD_D2R	PCIE_90D	PCIE	PCIE FW R2D C P	17 36
PCIE_EXCARD_D2R	PCIE_90D	PCIE	PCIE FW R2D C N	17 36
PCIE_EXCARD_D2R	PCIE_90D	PCIE	PCIE FW D2R P	17 36
PCIE_EXCARD_D2R	PCIE_90D	PCIE	PCIE FW D2R N	17 36
PCIE_EXCARD_D2R	PCIE_90D	PCIE	PCIE FW D2R C P	36
PCIE_EXCARD_D2R	PCIE_90D	PCIE	PCIE FW D2R C N	36
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	PCIE EXCARD R2D P	96
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	PCIE EXCARD R2D N	96
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	TP PCIE EXCARD R2D C P	9 17
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	TP PCIE EXCARD R2D C N	9 17
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	TP PCIE EXCARD D2R P	9 17
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	TP PCIE EXCARD D2R N	9 17
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P	17 71
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N	17 71
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	17 31
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	17 31
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P	17 36
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N	17 36
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	TP PCIE CLK100M EXCARD P	9 17
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	TP PCIE CLK100M EXCARD N	9 17
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	MCP PEX CLK COMP	17
CRT_RED	CRT_50S	CRT	NC CRT IG R C PR	18 25
CRT_GREEN	CRT_50S	CRT	NC CRT IG G Y Y	18 25
CRT_BLUE	CRT_50S	CRT	NC CRT IG B COMP PB	18 25
CRT_SYNC	CRT_50S	CRT_SYNC	NC CRT IG HSYNC	18 25
CRT_SYNC	CRT_50S	CRT_SYNC	NC CRT IG VSYNC	18 25
MCP_DAC_RSET	MCP_DV_COMP	MCP_DAC_COMP	NC MCP TV DAC RSET	18 25
MCP_DAC_VREF	MCP_DV_COMP	MCP_DAC_COMP	NC MCP TV DAC VREF	18 25
TMDS_IG_TXC	DP_100D	DISPLAYPORT	TMDS IG TXC P	
TMDS_IG_TXC	DP_100D	DISPLAYPORT	TMDS IG TXC N	
TMDS_IG_TXD	DP_100D	DISPLAYPORT	TMDS IG TXD P<2..0>	
TMDS_IG_TXD	DP_100D	DISPLAYPORT	TMDS IG TXD N<2..0>	
DP_ML	DP_100D	DISPLAYPORT	DP IG ML P<3..0>	9 81
DP_ML	DP_100D	DISPLAYPORT	DP IG ML N<3..0>	9 81
DP_AUX_CH	DP_100D	DISPLAYPORT	DP IG AUX CH P	18 81
DP_AUX_CH	DP_100D	DISPLAYPORT	DP IG AUX CH N	18 81
MCP_HDMI_RSET	MCP_DV_COMP		MCP HDMI RSET	18 25
MCP_HDMI_VPROBE	MCP_DV_COMP		MCP HDMI VPROBE	18 25
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK P	18 84
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK N	18 84
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>	18 84
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>	18 84
LVDS_IG_A_DATA3	LVDS_100D	LVDS	NC LVDS IG A DATAP<3>	9 18
LVDS_IG_A_DATA3	LVDS_100D	LVDS	NC LVDS IG A DATAN<3>	9 18
LVDS_IG_B_CLK	LVDS_100D	LVDS	NC LVDS IG B CLKP	9 18
LVDS_IG_B_CLK	LVDS_100D	LVDS	NC LVDS IG B CLKN	9 18
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>	18 84
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>	18 84
LVDS_IG_B_DATA3	LVDS_100D	LVDS	NC LVDS IG B DATAP<3>	9 18
LVDS_IG_B_DATA3	LVDS_100D	LVDS	NC LVDS IG B DATAN<3>	9 18
MCP_IFPAB_RSET	MCP_DV_COMP		MCP IFPAB RSET	18 25
MCP_IFPAB_VPROBE	MCP_DV_COMP		MCP IFPAB VPROBE	18 25
SATA_HDD_R2D	SATA_100D	SATA	SATA HDD R2D C P	20 39
SATA_HDD_R2D	SATA_100D	SATA	SATA HDD R2D C N	20 39
SATA_HDD_R2D	SATA_100D	SATA	SATA HDD R2D P	7 39
SATA_HDD_R2D	SATA_100D	SATA	SATA HDD R2D N	7 39
SATA_HDD_D2R	SATA_100D	SATA	SATA HDD D2R P	20 39
SATA_HDD_D2R	SATA_100D	SATA	SATA HDD D2R N	20 39
SATA_HDD_D2R	SATA_100D	SATA	SATA HDD D2R C P	7 39
SATA_HDD_D2R	SATA_100D	SATA	SATA HDD D2R C N	7 39
SATA_ODD_R2D	SATA_100D	SATA	SATA ODD R2D C P	20 39
SATA_ODD_R2D	SATA_100D	SATA	SATA ODD R2D C N	20 39
SATA_ODD_R2D	SATA_100D	SATA	SATA ODD R2D P	7 39
SATA_ODD_R2D	SATA_100D	SATA	SATA ODD R2D N	7 39
SATA_ODD_D2R	SATA_100D	SATA	SATA ODD D2R P	20 39
SATA_ODD_D2R	SATA_100D	SATA	SATA ODD D2R N	20 39
SATA_ODD_D2R	SATA_100D	SATA	SATA ODD D2R C P	7 39
SATA_ODD_D2R	SATA_100D	SATA	SATA ODD D2R C N	7 39
MCP_SATA_TERM	SATA_TERM		MCP SATA TERM	20

MCP Constraints 1
 SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	90		

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>	13 19
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>	13 19
PCI_AD24	PCI_55S	PCI	PCI_AD<24>	
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>	
PCI_AD	PCI_55S	PCI	PCI_PAR	
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	
PCI_CNTRL	PCI_55S	PCI	PCI_IRDY_L	
PCI_CNTRL	PCI_55S	PCI	PCI_DEVSEL_L	
PCI_CNTRL	PCI_55S	PCI	PCI_PERR_L	
PCI_CNTRL	PCI_55S	PCI	PCI_SERR_L	
PCI_CNTRL	PCI_55S	PCI	PCI_STOP_L	
PCI_CNTRL	PCI_55S	PCI	PCI_TRDY_L	
PCI_CNTRL	PCI_55S	PCI	PCI_FRAME_L	
PCI_REQ0_L	PCI_55S	PCI	PCI_REQ0_L	19
PCI_GNT0_L	PCI_55S	PCI	PCI_GNT0_L	19
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	19
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	
PCI_INTW_L	PCI_55S	PCI	PCI_INTW_L	
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L	
PCI_INTY_L	PCI_55S	PCI	PCI_INTY_L	
PCI_INTZ_L	PCI_55S	PCI	PCI_INTZ_L	
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP_R	19
	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP	19
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	19 42 44 84
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	19 42 44 84
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19 26 84
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R	19 26
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC	26 42
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS	26 44
USB_EXTN	USB_90D	USB	USB_EXTN_P	20 40
	USB_90D	USB	USB_EXTN_N	20 40
USB_EXTM	USB_90D	USB	USB_EXTM_MUXED_P	
	USB_90D	USB	USB_EXTM_MUXED_N	
USB_MINI	USB_90D	USB	NC_USB_MINI_P	9 20
	USB_90D	USB	NC_USB_MINI_N	9 20
USB_EXTD	USB_90D	USB	NC_USB_EXTDP	9 20
	USB_90D	USB	NC_USB_EXTDN	9 20
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	7 20 31
	USB_90D	USB	USB_CAMERA_N	7 20 31
USB_BT	USB_90D	USB	USB_BT_P	7 20 31
	USB_90D	USB	USB_BT_N	7 20 31
USB_TPAD	USB_90D	USB	USB_TPAD_P	20 50
	USB_90D	USB	USB_TPAD_N	20 50
USB_IR	USB_90D	USB	USB_IR_P	20 41
	USB_90D	USB	USB_IR_N	20 41
USB_EXTB	USB_90D	USB	USB_EXTB_P	20 40
	USB_90D	USB	USB_EXTB_N	20 40
USB_EXCARD	USB_90D	USB	NC_USB_EXCARDP	9 20
	USB_90D	USB	NC_USB_EXCARDN	9 20
USB_EXTC	USB_90D	USB	NC_USB_EXTCP	9 20
	USB_90D	USB	NC_USB_EXTCN	9 20
MCP_USB_BIAS	MCP_USB_BIAS		MCP_USB_BIAS_GND	20
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	13 21 28 29 45
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	13 21 28 29 45
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	21 45 60 85
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	21 45 60 85
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	21 55
	HDA_55S	HDA	HDA_BIT_CLK_R	21
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	21 55
	HDA_55S	HDA	HDA_SYNC_R	21
HDA_RST_L	HDA_55S	HDA	HDA_RST_L	21
	HDA_55S	HDA	HDA_RST_R	21 55
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	21 55
	HDA_55S	HDA	HDA_SDIN_CODEC	21 55
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	21 55
	HDA_55S	HDA	HDA_SDOUT_R	21
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP	21
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	21 26
	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	26 42
SPI_CLK	SPI_55S	SPI	SPI_CLK_R	21 44
	SPI_55S	SPI	SPI_CLK	54
SPI_MOSI	SPI_55S	SPI	SPI_MOSI_R	21 44
	SPI_55S	SPI	SPI_MOSI	54
SPI_MISO	SPI_55S	SPI	SPI_MISO	21 44
	SPI_55S	SPI	SPI_MISO_R	54
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	21 44
	SPI_55S	SPI	SPI_CS0_L	

MCP Constraints 2

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	91		

MCP RGMI (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD	18
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND	18
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M BUF0 R	18 34
	ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1	33 34
ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L	
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	18 33
ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	18 33
ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L	
	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK R	33
ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK	18 33
	ENET_MII_55S	ENET_MII	ENET_RXD R<3..0>	33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RXD<0>	18 33
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	18 33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL	18 33
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK	18 33
ENET_TXD0	ENET_MII_55S	ENET_MII	ENET_TXD<0>	18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	18 33
	ENET_MII_55S	ENET_MII	ENET RESET L	18 33
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>	33 35
	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>	33 35

Ethernet Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	97
NONE	92		

8

7

6

5

4

3

2

1

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

SD CARD INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
EW_P0_TPA	EW_110D	FW_TP	NC FW0 TPAP	36 38
EW_P0_TPB	EW_110D	FW_TP	NC FW0 TPAN	36 38
EW_P0_TPB	EW_110D	FW_TP	NC FW0 TPBP	36 38
EW_P0_TPB	EW_110D	FW_TP	NC FW0 TPBN	36 38
EW_P1_TPA	EW_110D	FW_TP	FW PORT1 TPA P	36 38
EW_P1_TPA	EW_110D	FW_TP	FW PORT1 TPA N	36 38
EW_P1_TPB	EW_110D	FW_TP	FW PORT1 TPB P	36 38
EW_P1_TPB	EW_110D	FW_TP	FW PORT1 TPB N	36 38
Port 2 Not Used				

SD CARD NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SD_DATA	SD_55S	SD_INTERFACE	SD D<0>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<1>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<2>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<3>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<4>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<5>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<6>	7 32
SD_DATA	SD_55S	SD_INTERFACE	SD D<7>	7 32
SD_CLK	SD_55S	SD_INTERFACE	SD CLK	7 32
SD_CMD	SD_55S	SD_INTERFACE	SD CMD	7 32

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

FireWire Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	93	97

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL	7 31 42 45 51
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA	7 31 42 45 51
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL	42 45 48
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA	42 45 48
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL	42 45 48 53 78
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA	42 45 48 53 78
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL	7 42 45 51 52
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA	7 42 45 51 52
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL	27 39 42 45
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA	27 39 42 45

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	62
	1TO1_DIFFPAIR		CHGR_CSI_N	62
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	62
	1TO1_DIFFPAIR		CHGR_CSO_N	62

D

D

C

C


B

B

A

A

SMC Constraints		
SYNC_MASTER=MUXGFX	SYNC_DATE=02/18/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	94	97	

8

7

6

5

4

3

2

1

GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40R55SE	*	+40_OHM_SE	+40_OHM_SE	0.095 MM	12.7 MM	-STANDARD	-STANDARD
GDDR3_40SE	*	+40_OHM_SE	+40_OHM_SE	0.095 MM	+40_OHM_SE	-STANDARD	-STANDARD
GDDR3_80D	*	+40_OHM_DIFF	+40_OHM_DIFF	0.095 MM	+40_OHM_DIFF	+40_OHM_DIFF	+40_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	+2.511_SPACING	?
GDDR3_CMD	*	+2.511_SPACING	?
GDDR3_DATA	*	+2.511_SPACING	?
GDDR3_DQS	*	+2.511_SPACING	?

From T18 MXM:

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
LVDS_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	+3x_DIELECTRIC	?
LVDS	*	+3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	TOP,BOTTOM	+4x_DIELECTRIC	?
LVDS	TOP,BOTTOM	+4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
SOURCE: MCP79 Interface DG (DG-03328-001_V0D), Sections 2.5.3 & 2.5.4.

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK P
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK N
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0>
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0>
LVDS_CONN_A_CLK_F_P	LVDS_100D	LVDS	LVDS CONN A CLK F P
LVDS_CONN_A_CLK_F_N	LVDS_100D	LVDS	LVDS CONN A CLK F N
LVDS_CONN_B_CLK_F_P	LVDS_100D	LVDS	LVDS CONN B CLK F P
LVDS_CONN_B_CLK_F_N	LVDS_100D	LVDS	LVDS CONN B CLK F N
LVDS_CONN_A_CLK_P	LVDS_100D	LVDS	LVDS CONN A CLK P
LVDS_CONN_A_CLK_N	LVDS_100D	LVDS	LVDS CONN A CLK N
LVDS_CONN_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS CONN A DATA P<2..0>
LVDS_CONN_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS CONN A DATA N<2..0>
LVDS_CONN_B_CLK_P	LVDS_100D	LVDS	LVDS CONN B CLK P
LVDS_CONN_B_CLK_N	LVDS_100D	LVDS	LVDS CONN B CLK N
LVDS_CONN_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS CONN B DATA P<2..0>
LVDS_CONN_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS CONN B DATA N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML C P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML C N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML CONN P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML CONN N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH C P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH C N

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FB_A_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<0>
FB_A_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK N<0>
FB_B_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<1>
FB_B_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK N<1>
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<1..0>
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<12..6>
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A BA<2..0>
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A RAS L
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A CAS L
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A WE L
FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A UCKE
FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A LCKE
FB_AB_CS0	GDDR3_40R55SE	GDDR3_CMD	FB A LCS0 L
FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A DRAM RST
FB_A_CMD	GDDR3_40SE	GDDR3_CMD	FB A LMA<5..2>
FB_B_CMD	GDDR3_40SE	GDDR3_CMD	FB A UMA<5..2>
FB_A_WDQS0	GDDR3_40SE	GDDR3_DQS	FB A WDQS<0>
FB_A_WDQS1	GDDR3_40SE	GDDR3_DQS	FB A WDQS<1>
FB_A_WDQS2	GDDR3_40SE	GDDR3_DQS	FB A WDQS<2>
FB_A_WDQS3	GDDR3_40SE	GDDR3_DQS	FB A WDQS<3>
FB_A_RDQS0	GDDR3_40SE	GDDR3_DQS	FB A RDQS<0>
FB_A_RDQS1	GDDR3_40SE	GDDR3_DQS	FB A RDQS<1>
FB_A_RDQS2	GDDR3_40SE	GDDR3_DQS	FB A RDQS<2>
FB_A_RDQS3	GDDR3_40SE	GDDR3_DQS	FB A RDQS<3>
FB_A_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB A DQ<7..0>
FB_A_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB A DQ<15..8>
FB_A_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB A DQ<23..16>
FB_A_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB A DQ<31..24>
FB_A_DQM0	GDDR3_40SE	GDDR3_DATA	FB A DQM L<0>
FB_A_DQM1	GDDR3_40SE	GDDR3_DATA	FB A DQM L<1>
FB_A_DQM2	GDDR3_40SE	GDDR3_DATA	FB A DQM L<2>
FB_A_DQM3	GDDR3_40SE	GDDR3_DATA	FB A DQM L<3>
FB_B_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<4>
FB_B_WDQS1	GDDR3_40SE	GDDR3_DQS	FB B WDQS<5>
FB_B_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<6>
FB_B_WDQS3	GDDR3_40SE	GDDR3_DQS	FB B WDQS<7>
FB_B_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<4>
FB_B_RDQS1	GDDR3_40SE	GDDR3_DQS	FB B RDQS<5>
FB_B_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<6>
FB_B_RDQS3	GDDR3_40SE	GDDR3_DQS	FB B RDQS<7>
FB_B_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<39..32>
FB_B_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB B DQ<47..40>
FB_B_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<55..48>
FB_B_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB B DQ<63..56>
FB_B_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM L<4>
FB_B_DQM1	GDDR3_40SE	GDDR3_DATA	FB B DQM L<5>
FB_B_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM L<6>
FB_B_DQM3	GDDR3_40SE	GDDR3_DATA	FB B DQM L<7>

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FB_C_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<0>
FB_C_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK N<0>
FB_D_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<1>
FB_D_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK N<1>
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<1..0>
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<12..6>
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B BA<2..0>
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B RAS L
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B CAS L
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B WE L
FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B UCKE
FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B LCKE
FB_CD_CS0	GDDR3_40R55SE	GDDR3_CMD	FB B LCS0 L
FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B DRAM RST
FB_C_CMD	GDDR3_40SE	GDDR3_CMD	FB B LMA<5..2>
FB_D_CMD	GDDR3_40SE	GDDR3_CMD	FB B UMA<5..2>
FB_C_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<0>
FB_C_WDQS1	GDDR3_40SE	GDDR3_DQS	FB B WDQS<1>
FB_C_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<2>
FB_C_WDQS3	GDDR3_40SE	GDDR3_DQS	FB B WDQS<3>
FB_C_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<0>
FB_C_RDQS1	GDDR3_40SE	GDDR3_DQS	FB B RDQS<1>
FB_C_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<2>
FB_C_RDQS3	GDDR3_40SE	GDDR3_DQS	FB B RDQS<3>
FB_C_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<7..0>
FB_C_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB B DQ<15..8>
FB_C_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<23..16>
FB_C_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB B DQ<31..24>
FB_C_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM L<0>
FB_C_DQM1	GDDR3_40SE	GDDR3_DATA	FB B DQM L<1>
FB_C_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM L<2>
FB_C_DQM3	GDDR3_40SE	GDDR3_DATA	FB B DQM L<3>
FB_D_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<4>
FB_D_WDQS1	GDDR3_40SE	GDDR3_DQS	FB B WDQS<5>
FB_D_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<6>
FB_D_WDQS3	GDDR3_40SE	GDDR3_DQS	FB B WDQS<7>
FB_D_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<4>
FB_D_RDQS1	GDDR3_40SE	GDDR3_DQS	FB B RDQS<5>
FB_D_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<6>
FB_D_RDQS3	GDDR3_40SE	GDDR3_DQS	FB B RDQS<7>
FB_D_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<39..32>
FB_D_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB B DQ<47..40>
FB_D_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<55..48>
FB_D_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB B DQ<63..56>
FB_D_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM L<4>
FB_D_DQM1	GDDR3_40SE	GDDR3_DATA	FB B DQM L<5>
FB_D_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM L<6>
FB_D_DQM3	GDDR3_40SE	GDDR3_DATA	FB B DQM L<7>

G96 Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
GPU_CLK27M	CLK_SLOW_55S	CLK_SLOW	GPU CLK27M
GPU_CLK27M_SS	CLK_SLOW_55S	CLK_SLOW	GPU CLK27M SS
LVDS_EG_A_CLK_P	LVDS_100D	LVDS	LVDS EG A CLK P
LVDS_EG_A_CLK_N	LVDS_100D	LVDS	LVDS EG A CLK N
LVDS_EG_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS EG A DATA P<2..0>
LVDS_EG_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS EG A DATA N<2..0>
LVDS_EG_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS EG B DATA P<2..0>
LVDS_EG_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS EG B DATA N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP EG ML P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP EG ML N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH N
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH C P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH C N

GPU (G96) CONSTRAINTS

SYNC_MASTER=MUXGFX SYNC_DATE=02/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	95	97

PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT

NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET

PGA CONSTRAINT RELAXATIONS

PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET

NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING, ENET_MDI_100D, ENETCONN, ENETCONN P<3..0>

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING, (PCIE_EXCARD), PCIE_90D, PCIE, PCIE_EXCARD R2D P

A

B

C

D


PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island.

Project Specific Constraints, NOTICE OF PROPRIETARY PROPERTY

SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF



K19 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, PDA				MM	16.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	+50_OHM_SE	+50_OHM_SE	31.6 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2704_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
2704_OHM_SE	*	Y	0.250 MM	0.250 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	-STANDARD	-STANDARD	-STANDARD	-STANDARD	-STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
BGA_P1MM	*	-DEFAULT	?
BGA_P2MM	*	-DEFAULT	?
BGA_P3MM	*	-DEFAULT	?
PDA_CPU	*	0.073 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DTB	FSB_DTB	BGA	BGA_P1MM

NOTE: From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC_MASTER=M99_MLS SYNC_DATE=01/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	REV.
NONE	97	97	