

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEMATIC, MACBOOK PRO 17"

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

9/26/2006

PAGE	(.CSA)	CONTENTS	SYNC	DATE
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	(MASTER)	(MASTER)
3	3	Power Block Diagram	(MASTER)	(MASTER)
4	4	BOM CONFIGURATION	(MASTER)	(MASTER)
5	5	Functional / ICT Test	(MASTER)	(MASTER)
6	6	Signal Aliases	(MASTER)	(MASTER)
7	7	CPU 1 OF 2-FSB	M59_MLB	09/15/2006
8	8	CPU 2 OF 2-PWR/GND	M59_MLB	09/15/2006
9	9	CPU Decoupling & VID	M59_MLB	09/15/2006
10	10	CPU MISCl-TEMP SENSOR	M59_MLB	09/15/2006
11	11	CPU ITP700FLEX DEBUG	(MASTER)	(MASTER)
12	12	NB CPU Interface	M59_MLB	09/15/2006
13	13	NB PEG / Video Interfaces	M59_MLB	09/15/2006
14	14	NB Misc Interfaces	M59_MLB	09/15/2006
15	15	NB DDR2 Interfaces	M59_MLB	09/15/2006
16	16	NB Power 1	M59_MLB	09/15/2006
17	17	NB Power 2	M59_MLB	09/15/2006
18	18	NB Grounds	M59_MLB	09/15/2006
19	19	NB (GM) Decoupling	M57_MLB_MG	08/08/2006
20	20	NB Config Straps	M59_MLB	09/15/2006
21	21	SB: 1 OF 4	M59_MLB	09/15/2006
22	22	SB: 2 OF 4	M59_MLB	09/15/2006
23	23	SB: 3 OF 4	M57_MLB_MG	08/08/2006
24	24	SB: 4 OF 4	M59_MLB	09/15/2006
25	25	SB Decoupling	M59_MLB	09/15/2006
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M57 SMBUS CONNECTIONS	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	M59_MLB	09/15/2006
29	29	DDR2 SO-DIMM Connector B	M59_MLB	09/15/2006
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	M59_MLB	09/15/2006
32	32	DDR2 VRef	M59_MLB	09/15/2006
33	33	CLOCKS	M59_MLB	09/15/2006
34	34	Clock Termination	M59_MLB	09/15/2006
35	35	Mobile Clocking	M59_MLB	09/15/2006
36	36	PATA Connector	(MASTER)	(MASTER)
37	37	FireWire Link (TSB83AA22)	M59_MLB	09/15/2006
38	38	FireWire PHY (TSB83AA22)	M59_MLB	09/15/2006
39	39	ETHERNET CONTROLLER	M59_MLB	09/15/2006
40	40	Ethernet Connector	M59_MLB	09/15/2006
41	41	Yukon Power Control	M59_MLB	09/15/2006
42	42	FW PHY Power Supply	M59_MLB	09/15/2006
43	43	FireWire Port Power	(MASTER)	(MASTER)


PAGE	(.CSA)	CONTENTS	SYNC	DATE
44	46	FireWire Ports	M59_MLB	06/27/2006
45	49	Camera Connector	M59_MLB	09/15/2006
46	50	Internal USB Hub	(MASTER)	(MASTER)
47	52	External USB Connector	M59_MLB	09/15/2006
48	55	Left I/O Board Connector	(MASTER)	(MASTER)
49	56	Current & Thermal Sensors	(MASTER)	(MASTER)
50	57	PCI-E Connections	(MASTER)	(MASTER)
51	58	SMC	M59_MLB	09/15/2006
52	59	SMC Support	M59_MLB	09/15/2006
53	60	LPC+ Debug Connector	(MASTER)	(MASTER)
54	61	Thermal Sensors	M59_MLB	09/15/2006
55	62	Current & Voltage Sensing	M59_MLB	09/15/2006
56	63	SPI BOOTROM	M59_MLB	09/15/2006
57	64	ALS Support	(MASTER)	(MASTER)
58	65	Fan Connectors	(MASTER)	(MASTER)
59	66	Sudden Motion Sensor (SMS)	M59_MLB	09/15/2006
60	67	TPM	M59_MLB	09/15/2006
61	75	IMVP6 CPU VCore Regulator	M59_MLB	09/15/2006
62	76	5V / 1.5V Power Supply	M59_MLB	09/15/2006
63	77	2.5V & 1.2V Regulators	M59_MLB	09/15/2006
64	78	1.8V Supply	(MASTER)	(MASTER)
65	79	3.3V / 1.05V Power Supplies	(MASTER)	(MASTER)
66	80	3.3V G3Hot Supply & Power Control	M59_MLB	09/15/2006
67	81	Power Aliases	(MASTER)	(MASTER)
68	82	DC-In & Battery Connectors	(MASTER)	(MASTER)
69	83	PBus Supply & Batt. Charger	M59_LIO	09/15/2006
70	84	ATI M56 PCI-E	(MASTER)	(MASTER)
71	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
72	86	ATI M56 Core Power	(MASTER)	(MASTER)
73	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
74	88	GPU Straps	M57_MLB_MG	08/08/2006
75	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
76	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
77	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
78	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
79	94	Internal Display Connectors	M57_MLB_MG	08/08/2006
80	97	External Display Connector	M59_MLB	09/15/2006
81	98	M57 SPECIFIC CONNECTORS	(MASTER)	(MASTER)
82	99	LVDS Interface Pull-downs	M59_MLB	09/15/2006
83	100	Revision History	(MASTER)	(MASTER)
84	101	Napa Platform Constraints	(MASTER)	(MASTER)
85	102	More System Constraints	(MASTER)	(MASTER)
86	103	M9 Spacing & Physical Constraints	(MASTER)	(MASTER)
87	104	M57 NET PROPERTIES	(MASTER)	(MASTER)

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7164	1	SCHEM, TRUCKEE, M57	SCH	CRITICAL	
820-2059	1	PCBF, TRUCKEE, M57	PCB	CRITICAL	

DRAWING
TITLE=TRUCKEE
ABBREV=DRAWING
LAST_MODIFIED=Thu Sep 26 13:17:56 2006

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____			NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	DRAPTR	DESIGN CK		
X.XXX :	_____	ENG APPD	MFG APPD		
ANGLES :	_____	QA APPD	DESIGNER		
DO NOT SCALE DRAWING		RELEASE	SCALE	TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	SCHEMATIC, MACBOOK PRO 17 DRAWING NUMBER 051-7164 REV. 06004	
		SHT 1 OF 87			

8

7

6


5

4

3

2

1



System Block Diagram

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7164	06004
SCALE	SHT	OF
NONE	2	87



Power Block Diagram

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	3	87	

8

7

6

5

4

3

2

1

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7814	TRUCKEE, 2.33GHZ, B2, 256VRAM, SAM, M57	VRAM_256SAM, M57_COMMON, CPU_2_33GHZ_B2, EEE_WJK

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0270	1	IC, 888053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL	
338S0274	1	IC, SMC, HSB / 2116	U5800	CRITICAL	SMC_BLANK
341S1931	1	IC, PRGRM, SMC (NEW), M57	U5800	CRITICAL	SMC_PRGRM
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, S08	U4102	CRITICAL	
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, S01CS	U6301	CRITICAL	BOOTROM_BLANK
341S1924	1	IC, BOOTROM, DEVELOPMENT, UNLOCKED, M57	U6301	CRITICAL	BOOTROM_DEVEL
341S1925	1	IC, BOOTROM, FINAL, LOCKED, M57	U6301	CRITICAL	BOOTROM_FINAL
353S1461	1	IC, ISL9504, SYNC REG CTL, QFN 48	U7530	CRITICAL	
359S0109	1	IC, LOW POWER CLOCK SYNTHESIZER, 68PIN	U3301	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	TPM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3393	1	IC, MDC, B2, PRQ, 2.33GHZ, 34W, 667M, 4M, 479 BGA	U0700	CRITICAL	CPU_2_33GHZ_B2
338S0269	1	IC, 945GM, NORTHBRIDGE	U1200	CRITICAL	
343S0385	1	IC, ICH7M, BGA	U2100	CRITICAL	

BOM GROUP	BOM OPTIONS
VRAM_128SAM	VRAM_128_SAMSUNG
VRAM_256SAM	GPU_MEM_256M, VRAM_256_SAMSUNG

BOM GROUP	BOM OPTIONS
M57_COMMON	ALTERNATE, COMMON, M57_COMMON1, M57_COMMON2, M57_COMMON3, M57_COMMON4, M57_DEBUG
M57_COMMON1	ENET_LOW_PWR_EN, ENET_PWR_S3AC, GPU_BB_CTL, D3CPGOOD_3V3, ISL6255A, NO_3G
M57_COMMON2	KBDLED_HAS, MEMVREF_S3, MEMVTT_EN_PU, RTUSB_ESD, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
M57_COMMON3	LVDS_PD, FW_PORT_FAULT_PU
M57_COMMON4	BOOTROM_DEVEL, SMC_PRGRM
M57_DEBUG	ITP, LPCPLUS
M57_TPM	TPM

Extra TPM options:
SMC_TPM_GP192
SMC_TPM_GP101
SMC_TPM_PP

BAR CODE LABELS / EEE #'S

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:WJK]	CRITICAL	EEE_WJK

MODULE PARTS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0368	1	IC, ATI, M56P, GRAPHIC, 880MGA, LP	U8400	CRITICAL	
333S0354	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC, SDRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC, SDRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX
333S0376	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_INFINEON
333S0377	4	IC, SDRAM, GDDR3, 16MX32, 600MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_INFINEON

ALTERNATE PARTS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37600448	37600445		ALL	S17806ADM For P3M6296
12800083	12800073		C2516	1.86 MAX ALT TO 1.9 MAX
12800093	12800092		ALL	KEMET IS ALT TO SANVO
35301465	35301461		ALL	Screened ISL6262 for ISL9504
15200287	15200435		ALL	Alternate for Colloplast M05131

BOM CONFIGURATION

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT		OF
NONE	4		87

8

7

6

5

4

3

2

1

Power Supply NO_TESTS

Table with columns NO_TEST, EXPOSED_VIA, and test results for Power Supply NO_TESTS.

Functional Test Points

Power Nets

Table with columns FUNC_TEST, test results, and test points for Power Nets.

Fan Connectors

Table with columns FUNC_TEST, test results, and test points for Fan Connectors.

Battery Connector

Table with columns FUNC_TEST, test results, and test points for Battery Connector.

LPC+ Debug Connector

Table with columns FUNC_TEST, test results, and test points for LPC+ Debug Connector.

Left I/O Data Connector

Table with columns FUNC_TEST, test results, and test points for Left I/O Data Connector.

Characterization TPs

Table with columns FUNC_TEST, test results, and test points for Characterization TPs.

Resistor Calibration

Table with columns FUNC_TEST, test results, and test points for Resistor Calibration.

CPU FSB NO_TESTS

Table with columns NO_TEST, EXPOSED_VIA, and test results for CPU FSB NO_TESTS.

Camera Connector

Table with columns FUNC_TEST, test results, and test points for Camera Connector.

Inverter Connector

Table with columns FUNC_TEST, test results, and test points for Inverter Connector.

MAC-1 TPs

Table with columns FUNC_TEST, test results, and test points for MAC-1 TPs.

Left I/O Power Connector

Table with columns FUNC_TEST, test results, and test points for Left I/O Power Connector.

Misc EXPOSED_VIA Nets

Table with columns EXPOSED_VIA, test results, and test points for Misc EXPOSED_VIA Nets.

Thermal Sensors

Table with columns FUNC_TEST, test results, and test points for Thermal Sensors.

Misc NO_TESTS

Table with columns NO_TEST, EXPOSED_VIA, and test results for Misc NO_TESTS.


SMC TPs

Table with columns FUNC_TEST, test results, and test points for SMC TPs.


Functional / ICT Test

NOTICE OF PROPRIETARY PROPERTY. THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE; II NOT TO REPRODUCE OR COPY IT; III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART.


Apple logo and drawing information: APPLE COMPUTER INC., DRAWING NUMBER 051-7164, REV. 06004, SCALE NONE, SHEET 5 OF 87.




Chassis connection to be made at the fan cutout near the right ALS. Not stuffed at Proto.
NO STUFF




Chassis connection to be made at the mounting hole northwest of the DVI connector. Plated hole.
ZT0600
195R106




Chassis connection to be made on FW shell
ZT0603




Chassis connection to be made at the mounting hole southwest of the USB connector. Plated hole.
ZT0601
195R106




Chassis connection to be made at the mounting hole east of the LVDS connector
ZT0602



Chassis connection to be made at the mounting hole east of the LVDS connector
ZT0602



Chassis connection to be made at the mounting hole east of the LVDS connector
ZT0602




Thermal Module Holes

Add one through via per hole to GND or 2 blind vias per side per hole to GND

- Top CPU TM Hole
- Top GPU Right TM Hole
- Left CPU TM Hole
- Right CPU TM Hole
- Lower Left GPU TM Hole

Frame holes



LVDS Pull Down Aliases

820B=LVDS PD L CLK N	==	LVDS L DATA P<1>	78A3 79D7 8203
820C=LVDS PD L CLK P	==	LVDS L DATA N<1>	78A3 79D7 8203
820B=LVDS PD L DATA P<0>	==	LVDS L DATA P<0>	682 78A3 79D7 8203 820B
820B=LVDS PD L DATA N<0>	==	LVDS L DATA N<0>	682 78A3 79D7 8203 820B
820B=LVDS PD L CLK N	==	LVDS L CLK N	682 78A3 79D7 8203 820B
820B=LVDS PD L CLK P	==	LVDS L CLK P	682 78A3 79D7 8203 820B
820C=LVDS PD L DATA P<2>	==	LVDS L DATA P<2>	78A3 79D7 8203
820C=LVDS PD L DATA N<2>	==	LVDS L DATA N<2>	78A3 79D7 8203
820B=LVDS PD U CLK N	==	LVDS U DATA N<1>	78A3 79D7 8203
820B=LVDS PD U CLK P	==	LVDS U DATA P<1>	78A3 79D7 8203
820B=LVDS PD U DATA N<0>	==	LVDS U DATA N<0>	682 78A3 79D7 8203 820B
820B=LVDS PD U DATA P<0>	==	LVDS U DATA P<0>	682 78A3 79D7 8203 820B
820B=LVDS PD U DATA P<1>	==	LVDS U DATA P<2>	78A3 79D7 8203
820B=LVDS PD U DATA N<1>	==	LVDS U DATA N<2>	78A3 79D7 8203
8203 820B 79D7 78A3 6A1	==	LVDS U CLK N	6A2 78A3 79D7 820B 8203
8203 820B 79D7 78A3 6A1	==	LVDS U CLK P	6A2 78A3 79D7 820B 8203

Base net is PM_SLP_S3_LS5V

Base net is PM_SLP_S4_L

Base net is PM_SLP_S3_LS5V


Signal Aliases


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7164	06004
SCALE	SHT	OF
NONE	6	87






CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50 SO THE TDI PULL UP THROUGH 54.9 OHM,TMS PULL UP THROUGH 54.9 OHM TCK PULL DOWN THROUGH 54.9 OHM(FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHEET 7 OF 87		



CPU 2 OF 2-PWR/GND

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 8 OF 87		
NONE			





CPU VCORE HF AND BULK DECOUPLING




CPU VCORE VID Connections


Resistors to allow for override of CPU VID
 Will probably be removed before production



VCCA (CPU Avdd) Decoupling



VCCP (CPU I/O) Decoupling



CPU Decoupling & VID


SYNC_MASTER=M59_MLS SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 9 OF 87		
NONE			



CPU MISC1-TEMP SENSOR

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 10 OF 87		
NONE			

D

D

C

C


B

B

A

A


CPU ITP700FLEX DEBUG SUPPORT




(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 945GM CHIPSET SYSTEM.
 (DEBUG PORT ACTIVE)
 (DBR#) TO ICH7M SYS_RST*, AND WITH SYSTEM RESET LOGIC
 (DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
 ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
 TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
 CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	11	11	87



NB CPU Interface

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 12	OF 87


LVDS Disable
 Can leave all signals NC if LVDS is not implemented
 Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
 VCCD_LVDS must remain powered with proper decoupling.
 Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
 Composite: DACA only
 S-Video: DACB & DACC only
 Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit
 filtering components. Unused DAC outputs should
 connect to GND through 75-ohm resistors.

TV-Out Disable
 Tie DACX_OUT, IRTNX, and IREF to 1.5V power rail.
 Tie VCCD_TVVDAC, VCCD_QTVDAC, VCCA_TVVDAC, and
 VCCA_TVVBG to 1.5V power rail. Tie VSSA_TVVBG to GND.

CRT Disable
 Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
 HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core
 rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



SDVO Alternate Function


SDVO_TVCLKIN#
 SDVO_INT#
 SDVO_FLDSTALL#

SDVOB_RED#
 SDVOB_GREEN#
 SDVOB_BLUE#
 SDVOB_CLKN
 SDVOC_RED#
 SDVOC_GREEN#
 SDVOC_BLUE#
 SDVOC_CLKN

SDVOC_RED
 SDVOC_GREEN
 SDVOC_BLUE
 SDVOC_CLKP
 SDVOC_RED
 SDVOC_GREEN
 SDVOC_BLUE
 SDVOC_CLKP

NB PEG / Video Interfaces
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	13	87	



NB Misc Interfaces

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 14	OF 87



NB DDR2 Interfaces

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	15	87	



NCTF balls are Not Critical To Function
 These connections can break without
 impacting part performance.
 OMIT

1.05V, Internal Graphics: 3500mA Max
 1.05V, External Graphics: 1500mA Max
 1.5V, Internal Graphics: 5500mA Max

1.8V Max Current

Speed	1 Channel	2 Channel
400MTs	1300mA	2400mA
533MTs	1500mA	2800mA
667MTs	1700mA	3200mA

C1615
 0.47uF
 6.3V
 CERM-XSR
 402

Layout Note:
 Place near pin BA23

C1620
 10uF
 6.3V
 338
 603

C1621
 10uF
 6.3V
 338
 603

Layout Note:
 Place in cavity

C1610
 0.47uF
 6.3V
 CERM-XSR
 402

Layout Note:
 Place near pin BA15


C1612
 0.47uF
 6.3V
 CERM-XSR
 402

C1611
 0.47uF
 6.3V
 CERM-XSR
 402

NB Power 1
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	16	87	



NB Power 2

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 17	OF 87



NB Grounds

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHT 18	OF 87



Power Interface

These are the power signals that leave the NB "block"

Rail Totals:

2310mA Max?	PPIV05_S0	1500mA Max
	PPIV05_S0	10mA Max?
	PPIV05_S0	800mA Max
3674mA Max	PPIV5_S0_NB	1500mA Max
	PPIV5_S0_NB	70mA Max
	PPIV5_S0_NB	100mA Max
	PPIV5_S0_NB	24mA Max
	PPIV5_S0_NB	150mA Max
	PPIV5_S0_NB	1900mA Max
3200mA Max	PPIV5_S0_NB	3200mA Max
132mA Max	GND	70mA Max
	PP2V5_S0	60mA Max
	PP2V5_S0	2mA Max
40mA Max?	PP3V3_S0	70mA Max
	PP3V3_S0	40mA Max

NB (GM) Decoupling

SYNC_MASTER=M57_MLB_MG SYNC_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7164	06004
SCALE	SHT	OF
NONE	19	87



APPLE COMPUTER INC.



NB_CFG<3>	RESERVED
-----------	----------

NB_CFG<13:12>	Internal pull-ups 00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal Operation
---------------	---

NB_CFG<4>	RESERVED
-----------	----------

NB_CFG<14>	RESERVED
------------	----------

1404 NB_CFG<5> Internal pull-up	
NB_CFG<5>	High = DMiX4 DMI x2 Select Low = DMiX2

PROBABLY NOT NEEDED

NB_CFG<15>	RESERVED
------------	----------

NB_CFG<6>	RESERVED
-----------	----------

1404 NB_CFG<16> Internal pull-up	
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled

1404 NB_CFG<7> Internal pull-up	
NB_CFG<7>	High = Mobile CPU CPU Strap Low = RESERVED

NB_CFG<17>	RESERVED
------------	----------

NB_CFG<8>	RESERVED
-----------	----------

1404 NB_CFG<18> Internal pull-down	
NB_CFG<18>	High = 1.5V VCC Select Low = 1.05V

1404 NB_CFG<9> Internal pull-up	
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed

1404 NB_CFG<19> Internal pull-down	
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal

NB_CFG<10>	RESERVED
------------	----------

945 External Design Spec says reserved	
1404 NB_CFG<20> Internal pull-down	
NB_CFG<20>	High = Both active PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1

NB_CFG<11>	RESERVED
------------	----------

NB Config Straps


SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	20	87	



NOTE:
POR IS SMC WILL PUT LAN INT'F INTO RESET STATE TO SAVE PWR. INTEL CONFIRMS OK TO LEAVE PINS AS NC


NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD


SB: 1 OF 4
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	21	87	



NOTE: GNT0-31# HAVE INT 20K PU ENABLED ONLY WHEN PCIRST# = 0 AND FWR0K = H

BOM NOTE FOR PD ON PCI_GNT3_L:
 NO STUFF - DEFAULT
 STUFF - A16 SWAP OVERRIDE
 (STRAPPED TO TOP-BLOCK SWAP MODE IF SB INVERTS A16 FOR ALL CYCLES TARGETING FWH BIOS SPACE)




SB: 2 OF 4


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 22	OF 87






NOTE FOR VCCLAN_3_3:
S3 IF INTERNAL LAN IS USED
S0 OR S3 IF NOT

NOTE:
VCCCHDA AND VCCSUSHDA CAN BE 1.5V OR 3.3V
DEPENDING ON VIO OF AZALIA INTERFACE
CODEC IC'S CONSIDERED SO FAR ARE 3.3V

SB: 4 OF 4
SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	24	87	





SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	25	87	

RTC Battery Connector








Pullup on SB_GPIO4 removed as it now defaults low for use as DVI_HPD in muxed graphics solution.

SB RTC Crystal Circuit



This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.

Platform Reset Connections




SB Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



ICH7-M SMBus Connections

SMC "0" SMBus Connections

SMC "B" SMBus Connections

SMC "A" SMBus Connections

SMC "Battery A" SMBus Connections

SMC "Battery B" SMBus Connections

Trackpad I2C Connections:

- U1 - Trackpad Controller (Write: 0x70 Read: 0x71)
- U2 - Keyboard Controller (Write: 0x72 Read: 0x73)

Left I/O SMBus Connections:

- M35B - TMP106 (Write: 0x92 Read: 0x93)
- ExpressCard Slot (Address determined by ARP)
- USB_HUB - U4900 (Write: 0x58 Read: 0x59)

M57 SMBUS CONNECTIONS

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 27	OF 87

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMM_SCL
 - =I2C_SODIMM_SDA


BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Factory" (thru-hole) slot




DDR2 Bypass Caps
 (For return current)



DDR2 SO-DIMM Connector B
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SCALE	SHT	OF	REV.
	NONE			
SIZE	D	DRAWING NUMBER	051-7164	06004



D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
Ensure CS_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	30		87

8

7

6

5

4

3

2

1


Page Notes

Power aliases required by this page:
 - =PP5V_S0_MEMVTT
 - =PP1V8_S0_MEMVTT
 - =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

DDR2 Vtt Regulator



MEMVTT_EN
 If power inputs are not S0,
 MEMVTT_EN can be used to
 disable MEMVTT in sleep.
 Okay to turn off 5V and
 leave 1.8V powered in S3.


Memory Vtt Supply


SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	31	87	



DDR2 Vref

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 32	OF 87



(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

CRITICAL
Y3301
14.31818
NEED TO CHECK CAP VALUE

56 (TNT_PU) 2308 584 PM_STPPCI_L (FROM ICH7 GPIO18 STPPCI*)
55 (TNT_PU) 2308 584 PM_STPCPU_L (FROM ICH7 GPIO20 STPCPU*)

44 3403 705 504 FSB_CLK_CPU_N (CPU HOST 133/167MHZ)
45 3403 3405 504 FSB_CLK_CPU_P

41 3403 3405 584 FSB_CLK_NB_N (GMCH HOST 133/167MHZ)
42 3403 3405 504 FSB_CLK_NB_P

36 3405 3405 584 CPU_XDP_CLK_N (ITP HOST 133/167MHZ)
37 CPU_XDP_CLK_P

11 3484 3485 584 NB_CLK_DREFSSCLKIN_N (GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)
10 2484 3484 584 NB_CLK_DREFSSCLKIN_P

14 7045 3485 3484 PEG_CLK100M_GPU_N (GPU PCI-E 100 MHZ)
13 7045 3485 3484 PEG_CLK100M_GPU_P

9 3484 CK410_SRC_CLKREQ1_L NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?

16 3405 3403 2202 SB_CLK100M_DMI_N (ICH7M DMI 100 MHZ)
15 3405 3403 2202 SB_CLK100M_DMI_P

19 3485 3483 581 PCIE_CLK100M_EXCARD_N (FOR PCI-E CARD)
18 3405 3403 581 PCIE_CLK100M_EXCARD_P

59 EXCARD_CLKREQ_L

22 3403 3405 584 SB_CLK100M_SATA_N (ICH SATA 100 MHZ)
21 3403 3405 584 SB_CLK100M_SATA_P (FROM ICH7 GPIO35)

20 2303 SB_CLK100M_SATA_OE_L

24 3405 3405 584 NB_CLK100M_GCLKIN_N (GMCH G_CLKIN 100 MHZ)
23 3405 3405 584 NB_CLK100M_GCLKIN_P (FROM GMCH CLK_REQ*)

60 1486 584 CLK_NB_OE_L

27 3405 4804 581 PCIE_CLK100M_MINI_N (WIRELESS PCI-E 100 MHZ)
26 3405 4804 581 PCIE_CLK100M_MINI_P

25 MINI_CLKREQ_L (NB CRT/TV GRAPHICS DOTCLK 100MHZ)

30 3485 CK410_SRC7_N (GIGA LAN PCI-E 100 MHZ)
29 3485 CK410_SRC7_P

32 3806 3405 3403 ENET_CLK100M_PCIE_N (GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
33 3806 3405 3403 ENET_CLK100M_PCIE_P

34 3484 CK410_SRC_CLKREQ8_L

7 3485 CK410_27M_SPREAD (GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)
6 3485 CK410_27M_NONSPREAD

2 2484 2483 VR_PWRGD CK410_L (FROM CPU VCORE PWR GOOD)

4 3408 CK410_USB48_FSA (ICH7M USB 48MHZ)
54 3488 CK410_CLK14P3M_TIMER (ICH7M, SIO, LPC REF. 14.318MHZ)
53 3488 CK410_REF1_FCTSEL0

FCTSEL1	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0
1	1	OFF LOW	TBD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM

* FOR EXT. GRAPHIC SYSTEM

CLOCKS


SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	33	87	



PLACEMENT of these caps should be close as possible to the resistors

NEED TO CHECK THE BSEL PULLS


NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
#	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
#	0	1	1	200M
#	1	0	0	100M
#	1	0	1	333M
#	1	1	0	400M
#	1	1	1	RESERVED


NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	34	87	



TPM Crystal Circuit




SMC G3Hot Oscillator






Mobile Clocking
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	35	87	

IDE (ODD) Connector




Counters 10K pull-up to 5V in ODD to keep SB GPIO <= 3.3V



PATA Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR PUBLISH IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT		OF
NONE	36		87



FireWire Link (TSB83AA22)
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 37	OF 87



FireWire PHY (TSB83AA22)


SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEETS 38	OF 87



PLACE C4100-C4106 NEAR PINS AVDDL0-AVDLL6.
SCHEME MATCHES DOC MVL100258-01

MIN_LINE_WIDTH=0.4MM
MIN_NECK_WIDTH=0.22MM
VOLTAGE=2.5V

L4100
FERR-120-OHM-1.5A

PLACE C4110 AND C4111 WITHIN
12 MIL OF U4101 PIN 49 AND 50

PLACE C4113 AND C4112 WITHIN
12 MIL OF U2100 E27 AND E28

CRITICAL
ENET XTALI

1. KEEP ENET_XTALI AND ENET_XTALO
TRACE LENGTH <12MIL

2. DO NOT ROUTE UNDER CRYSTAL

Settings attribute VOLTAGE
to arbitrary value
to help constraint manager
find correct topology

PLACE C4127-C4134 NEAR PINS VDD0-VDD7 ON U4101
SCHEME MATCHES DOC MVL100258-01

PLACE C4135-C4139 NEAR VDD0_TTL0-VDD_TTL4 ON U4101
SCHEME MATCHES DOC MVL100258-01

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET	VALUE	DESCRIPTION
	SPACING	PHYSICAL			
PROVIDED	ENETCONN	ENET 100Ω	ENETCONN_P<0>	4003	
	ENETCONN	ENET 100Ω	ENETCONN_N<0>	4003	
	ENETCONN	ENET 100Ω	ENETCONN_P<1>	4003	
BY	ENETCONN	ENET 100Ω	ENETCONN_N<1>	4003	
	ENETCONN	ENET 100Ω	ENETCONN_P<2>	4003	
ETHERNET	ENETCONN	ENET 100Ω	ENETCONN_N<2>	4003	
	ENETCONN	ENET 100Ω	ENETCONN_P<3>	4003	
PHY	ENETCONN	ENET 100Ω	ENETCONN_N<3>	4003	
	ENETCONN	ENET 100Ω	ENETCONN_P<4>	4003	

Page Notes

Power aliases required by this page:

- =PP2V5_ENET

- =GND_CHASSIS_ENET



Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	40	87	

D
C
B
A

Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)

When ENETPWR_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)

Yukon Power Control


SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHT 41	OF 87



FW PHY Power Supply

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	42	87	


Page Notes

Power aliases required by this page:
 - =PPBUS_S0_FWPWRSW (system supply for bus power)
 - =PP3V3_S0_FWPORTEPWRSW

Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)


Port Power Switch



Enables port power when machine is running or on AC.

Current Limit/Active Late-VG Protection

Late-VG Event Detection



Current Limits
 0.020 ohm => 2.4A
 0.025 ohm => 2A
 0.030 ohm => 1.66A (Ideal)
 0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	43	87	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL
PROVIDED	FW	FW_110d	FW_PORT1_TPA_P
BY	FW	FW_110d	FW_PORT1_TPA_N
PHY	FW	FW_110d	FW_PORT1_TPB_P
PAGE	FW	FW_110d	FW_PORT1_TPB_N
	FW	FW_110d	FW_PORT2_TPA_FL_P
	FW	FW_110d	FW_PORT2_TPA_FL_N
	FW	FW_110d	FW_PORT2_TPB_FL_P
	FW	FW_110d	FW_PORT2_TPB_FL_N

AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

Page Notes

Power aliases required by this page:
 - =PPFW_PORT1
 - =PP3V3_S5_FWLATEVG
 - =GND_CHASSIS_FW_PORT1

Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

Termination


Place close to FireWire PHY



Note: The peaking inductors were changed to resistors to allow placement in an area restricted by DFM rules for only Rs and Cs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S0414	4	IND,18nH-15mA,0402	L4660,L4661,L4662,L4663	CRITICAL	

Late-VG Protection Power



PP2V4_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin. R4690 should be 390 Ohms max for a 3.3V rail


"Snapback" & "Late VG" Protection



Note: Trace PPFW_PORT1_VP should handle up to 5A

Place C4629 close to pin 5 of connector

"Snapback" & "Late VG" Protection



FireWire Ports

SYNC_MASTER=M59_MLB SYNC_DATE=06/27/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	44	87	



Camera Connector

Camera Connector
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT		OF
NONE	45		87



Internal USB Hub

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	46	87	



External USB Connector

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	47	87	

Left I/O Board Connector



Left I/O Board Connector


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	48	87	



Current & Thermal Sensors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	49	87	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



PCI-E Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7164	06004
SCALE	SHT	OF
NONE	50	87

8

7

6

5




4

3

2

1

UNUSED PINS HAVE THE FORMAT SMC_XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUTS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.




LAYOUT NOTE:
PLACE C5807 NEAR PIN F1

LAYOUT NOTE:
PLACE R5899 AND C5820 NEAR SMC PIN N14,N15

GND SMC AVSS

GND SMC AVSS



SMC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 51	OF 87

SMC Reset Button / Brownout Detect




Silk: "SMC RST"

SMC Crystal Circuit




Debug Power Button






Silk: "PWR BTN"

SMC AVREF Supply




System (Sleep) LED Circuit




SMC PWRGD Circuit




Reports when 5V S5 and 3.3V S5 are in regulation



SMC 1.05V to 3.3V Level Shifting



SMC 3.3V to 1.05V Level Shifting



SMC Support

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7164	06004
SCALE	SHT	OF
NONE	52	87



APPLE COMPUTER INC.



LPC+ Debug Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	53	87	

GPU/Heat Pipe & Bottom Case Skin Thermal Sensor



GPU Die Thermal Sensor



Thermal Sensors

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	54	87	


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.5V S0 (NB) Current Sense Filter




1.05V S0 (NB) Current Sense Filter




Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	55	87	



SPI BOOTROM
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE		SHT	OF
NONE		56	87

8

7

6

5

4

3


2

1


D

D

Left ALS Filter




Right ALS Circuit



C

C

Keyboard LED Driver



B

B

A

A

ALS Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	NONE	SHT	57 OF 87

8

7

6


5

4

3

2

1



Fan Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 58	OF 87



Desired orientation when placed on board top-side:




Desired orientation when placed on board bottom-side:



M59 placement: Bottom-side

Sudden Motion Sensor (SMS)
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT		OF
NONE	59		87



LAYOUT NOTE:
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

TPM


SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	60	87	



DPRSLPVR	DPRSTP*	PSI*	Operation Mode	
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

U7530	ISL9504CRZ	QFN
36	IMVP6_BOOT1	BOOT1
26	IMVP6_BOOT2	BOOT2
35	IMVP6_UGATE1	UGATE1
34	IMVP6_PHASE1	PHASE1
32	IMVP6_LGATE1	LGATE1
33	(GND)	PGND1
24	IMVP6_ISEN1	ISEN1
27	IMVP6_UGATE2	UGATE2
28	IMVP6_PHASE2	PHASE2
30	IMVP6_LGATE2	LGATE2
29	(GND)	PGND2
23	IMVP6_ISEN2	ISEN2
19	IMVP6_VSUM	VSUM
8	IMVP6_OCSET	OCSET
18	IMVP6_VO	VO
16	IMVP6_DROOP	DROOP
17	IMVP6_DFB	DFB
14	VSEN	RTN
15	RTN	
	GND	TPAD

CPU VCore Current Sense



$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$
 $V_{offset} = (V_{drp_offset} * K_{droop}) + V_{amp_offset}$
 $Gain = R_c / (R_a + R_b)$
 $V_{offset \text{ worst-case}} = -2.3mV (+/- -1A \text{ offset})$
 $V_{out @ 36A} = 2.44V - 2.60V$

IMVP6 CPU VCore Regulator

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	61	87	



Vout = 4.98V
11.5A max output
(Q7621 limit)

Vout = 1.49V
8A max output
(L7660 & Q7660 limit)

$$V_{out} = 0.8V * (1 + R_a / R_b)$$

Connect to RUNSS pins to control outputs.
If unconnected, powers up with VIN.
NOTE: Be aware of pull-ups to VIN on these signals.

Placement Note:
PLACE C7675 NEAR U7670 PIN 7


5V / 1.5V Power Supply
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	62	87	


D

D


2.5V S3 Regulator



2.5V S0 FET




2.5V D3Cold FET




C

C

1.2V S3 Regulator



1.2V D3Cold FET



Connect RUNSS off-page to control
If unconnected, powers up with PVIN.
NOTE: Be aware of pull-up on this signal.

B


B

A


A

2.5V & 1.2V Regulators
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	63	87	



1.8V D3Cold FET



1.8V Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	64	87	



3.3V / 1.05V Power Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	65	87	

Power Control Signals



3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




$$V_{out} = 1.25V * (1 + R_a / R_b)$$

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

Vout = 3.425
200mA max output
(Switcher limit)

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation



1.5V Comp threshold set to 1.32V (88%)


ISL6269 undervoltage threshold 81-87% (0.85 - 0.91V)
NOTE: R8065 acts as 10K pull-up for PGOOD signal

Unused PGOOD Signals

66C1 62B3 TP P5V P1V5 PGOOD	TP P5V P1V5 PGOOD	62B3 66C2
66C1 64B4 TP P1V8S3 PGOOD	TP P1V8S3 PGOOD	64B4 66C2

Other S0 Rails PWRGD Circuit

Does not include D3C rails for GPU!!



LTC2903 guaranteed threshold is 93.5% (3.055V, 4.725V, 2.325V, 0.840V)


3.3V G3Hot Supply & Power Control

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	66	87	




DC-In Connector



Inrush Limiter



Battery Connector



NOTE: R8210 is on M57 LIO!
System must provide 10K-70K impedance to A52 adapter for system load detection.
REQ of R8210 (on M57 LIO), R8212, & R8213 is 36.9K. $V_{th} = (V_{ref} / (R_{2b} / (R_{1b} + R_{2b})))$
 $V_{ref} = 3.42V * (R_{2a} / (R_{1a} + R_{2a}))$
 $V_{ref} = 1.23V$
 $V_{th} = 13.0V$
Assuming 1% variance for R8210-R8215 and 3.42V:
Worst case V_{th} : min:12.47V, max: 13.54V

DC-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	68	87	

PBus Supply & Battery Charger



Battery Charge FET



PBus Supply & Batt. Charger
 SYNC_MASTER=M59_L10 SYNC_DATE=09/15/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7164	06004
SCALE	SHT	OF
NONE	69	87

VOLTAGE FOLLOWER GUARANTEES CURRENT LIMIT CIRCUITS ARE PROVIDED WITH SUFFICIENT CURRENT WITHOUT SINKING CURRENT FROM VREF.

Adapter Input Current Limit
 As shown, I_{sys} = -4.6A max

Battery Charge Current Limit
 As shown, I_{chg} = 3.3A max



ATI M56 PCI-E


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 70	OF 87


GPU VCore Current Sense

GPU VCore Supply




Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC based on BBP voltage GPIO.



Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	71	87	

Page Notes

Power aliases required by this page:
 - =PP1V5_GPU_VDD15
 - =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)

D

C

B

A



ATI M56 Core Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	NONE	SHT	72 OF 87

Page Notes

Power aliases required by this page:
 - =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



ATI M56 Frame Buffer I/F

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 73 OF 87	




ROMCFGID[3..0]
 0000 = 128MB
 0010 = 256MB
 0100 = 64MB
 0110 = Reserved

7702 7706 7787 7482 7104 7188 7144 6745 6743 65C7 PP3V3 D3C
 8207 82A7 80D5 80B2

Renamed signals			
77A5 74C1 3484 3482	GPU_CLK27M	==	GPU_CLK27M
Unused signals			
77A5 74C1	NC_GPU_XTALOUT	==	NC_GPU_XTALOUT
77A3 74C1	NC_ATI_ROMCS_L	==	NC_ATI_ROMCS_L
74C1 73D5	NC_FB_A_MAI2	==	NC_FB_A_MAI2
74C1 73D1	NC_FB_B_MAI2	==	NC_FB_B_MAI2
77C3 74C1	NC_GPU_GENERICA	==	NC_GPU_GENERICA
77C3 74C1	NC_GPU_GENERICB	==	NC_GPU_GENERICB
77C3 74C1	NC_GPU_GENERICC	==	NC_GPU_GENERICC
78C3 74C1	NC_GPU_VGA_R	==	NC_GPU_VGA_R
78C3 74C1	NC_GPU_VGA_G	==	NC_GPU_VGA_G
78C3 74C1	NC_GPU_VGA_B	==	NC_GPU_VGA_B
78B3 74C1	TP_GPU_VGA_HSYNC	==	TP_GPU_VGA_HSYNC
78B3 74C1	TP_GPU_VGA_VSYNC	==	TP_GPU_VGA_VSYNC
78B3 74C1	NC_GPU_TV_Y	==	NC_GPU_TV_Y
78B3 74B1	NC_GPU_TV_C	==	NC_GPU_TV_C
78B3 74B1	NC_GPU_TV_COMP	==	NC_GPU_TV_COMP
78B3 74B1	NC_LVDS_U_DATAP<3>	==	NC_LVDS_U_DATAP<3>
78B3 74B1	NC_LVDS_U_DATAN<3>	==	NC_LVDS_U_DATAN<3>
78A3 74B1	NC_LVDS_L_DATAP<3>	==	NC_LVDS_L_DATAP<3>
78A3 74B1	NC_LVDS_L_DATAN<3>	==	NC_LVDS_L_DATAN<3>
77C3 74B1	NC_ATI_DVPCCLK	==	NC_ATI_DVPCCLK
77C3 77B3	NC_ATI_DVPCNTL<2..0>	==	ATI_DVPCNTL<2..0>
77B3 74B1	NC_ATI_DVPCNTL<15..0>	==	ATI_DVPCNTL<15..0>

Required for debug access
 TP_ATI_DVPCNTL<23..16> == ATI_DVPCNTL<23..16>
 Also required: GPIO10 - GPIO13




GPU Straps
 SYNC_MASTER=M57_MLB_MG SYNC_DATE=08/08/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	74	87	

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



GDDR3 Frame Buffer A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7164	06004
SCALE	SHT	OF
NONE	75	87

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7164	06004
SCALE	SHT	OF
NONE	76	87

Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_GPIOS
 - =PP2V5_PVDD
 - =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
 - =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
 - =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters


BOM options provided by this page:
 (NONE)

D

C

B

A



D

C

B

A

ATI M56 GPIO/DVO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	77	87	

Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	78	87	

8

7

6

5

4


3

2


1

TMDS Filtering

Place termination components close to GPU, common mode chokes near connector.



VGA SYNC BUFFERS




PLACE U9750 & U9751 CLOSE TO DVI CONNECTOR

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
	TMDS	TMDS
	TMDS	TMDS
	TMDSCONN	TMDSCONN
	TMDSCONN	TMDSCONN
	TMDSCONN	TMDSCONN
	TMDSCONN	TMDSCONN

ANALOG FILTERING


PLACE CLOSE TO CONNECTOR




DVI INTERFACE

DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



Isolation required for DVI power switch



External Display Connector

SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	80	87	

8

7

6

5

4

3

2

1

8

7

6

5

4

3


2

1


D

D


IR & Sleep LED Connector



Top-Case Connector



Bluetooth (M13P) & SATA HDD Flex Connector



C

C

B

B

A

A

M57 SPECIFIC CONNECTORS

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	81	87	

8

7

6

5

4


3

2

1


LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be OV.




PGOOD Monitor for GPU Rails

D3CPGOOD_ALL BOM option stuffs LTC2903 circuit to monitor all D3C rails to qualify D3CPGOOD. D3CPGOOD_3V3 BOM option uses only PP3V3_D3C to qualify D3CPGOOD.




LVDS Mux Selection Qualification


Enables the GPU LVDS path in the mux with the qualification that the GPU has turned on panel power and that the panel power has risen to (near) 3.3V. This should eliminate need for LVDS pulldowns




GPU DDC Pass FETs



LVDS I/F Mux



Panel/Backlight Control Mux



LVDS Interface Pull-downs
 SYNC_MASTER=M59_MLB SYNC_DATE=09/15/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

Revision History

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

Revision History	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SH# 83	OF 87

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	?
FSB_DATA2DATA	*	=2:1_SPACING	?
FSB_DSTB	*	=3:1_SPACING	?
FSB_DATA2DSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended.
 Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs.
 Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs.
 DSTB complementary pairs are spaced 3:1, even in constraint areas.

Design Guide recommends each strobe/signal group is routed on the same layer.
 Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1.
 NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_27O1	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_OTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.4, 4.6.2, & 5.8.2.4

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CLK	MEM_CMD	*	MEM_CMD2MEM
MEM_CLK	MEM_DATA	*	MEM_DATA2MEM
MEM_CLK	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CMD2CTRL
MEM_CTRL	MEM_DATA	*	MEM_DATA2CTRL
MEM_CTRL	MEM_DQS	*	MEM_DQS2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CTRL2CMD
MEM_CMD	MEM_DATA	*	MEM_DATA2CMD
MEM_CMD	MEM_DQS	*	MEM_DQS2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_CTRL	*	MEM_CTRL2DATA
MEM_DATA	MEM_CMD	*	MEM_CMD2DATA
MEM_DATA	MEM_DQS	*	MEM_DQS2DATA

Need to support MEM_*-style wildcards!

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 6.2

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 7.2, 9.2 & 10.5.2

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 10.6 & 10.7.2

Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2	*	=4:1_SPACING	?
USB2_CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.10.1.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.17.1.1

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

Napa Platform Constraints

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	84	87	

GDDR3 (Frame Buffer) Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FB_35S_TO_55S	*	Y	=35_OHM_SE	=55_OHM_SE	=35_55_OHM_SE	=STANDARD	=STANDARD
FB_40S	*	Y	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
FB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FB_75D	*	Y	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FB_ADCTRL	*	=2.5:1_SPACING	?
FB_CLK	*	=2.5:1_SPACING	?
FB_DATA	*	=2.5:1_SPACING	?

ADDR/CTRL lines should route 35-ohms to T, then 55-ohms to each VRAM device.
 CTRL lines are 55-ohm single-ended impedance.
 DQ/DQM/DQS lines are 40-ohm single-ended impedance.

NOTE: CLK lines are specified in Layout Guide as 40-ohm single-ended. We treat as 75-ohm differential.
 NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADEON-05), Sections 7 & 8.1.2.

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_75S	*	Y	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	=3:1_SPACING	?
TMDS	*	=3:1_SPACING	?
VGA	*	15 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS_PAIR2PAIR	*	25 MIL	?
TMDS_PAIR2PAIR	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	LVDS	*	LVDS_PAIR2PAIR
TMDS	TMDS	*	TMDS_PAIR2PAIR

LVDS and TMDS signals are 100-ohm +/- 10% differential impedance.
 LVDS and TMDS pairs should be kept at least 25 mils apart.
 Ground shields can be used around each pair if spacing cannot be met.
 VGA should be routed as close to 75-ohms single-ended impedance as possible.
 VGA signals should be kept at least 15 mils from other traces.
 Ground shields recommended around VGA signals.

NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADEON-05), Sections 7 & 8.1.2.

High-Speed I/O Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET	*	=3:1_SPACING	?
FW	*	=3:1_SPACING	?

note

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

More System Constraints

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7164	06004
SCALE	SHT	OF
NONE	85	87

M9 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA			MM	15.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.124 MM	0.124 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM			
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
40_OHM_SE	*	Y	0.131 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.230 MM			
35_OHM_SE	*	Y	0.165 MM	0.165 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM			
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_55_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.100 MM			
35_55_OHM_SE	*	Y	0.165 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

Unsupported rule

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	0.149 MM	0.149 MM	=STANDARD	0.125 MM	0.125 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	0.131 MM	0.131 MM	=STANDARD	0.125 MM	0.125 MM
75_OHM_DIFF	TOP, BOTTOM	Y	0.161 MM	0.161 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.115 MM	0.111 MM	=STANDARD	0.125 MM	0.125 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.101 MM	0.101 MM	=STANDARD	0.125 MM	0.125 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.102 MM	0.102 MM	=STANDARD	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	0.077 MM	0.077 MM	=STANDARD	0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FB_CLK	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

Allow 0.1 MM on blind-to-buried via dogbones (layers 2 & 11)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	ISL2, ISL11	0.1 MM	?
1.8:1_SPACING	ISL2, ISL11	0.1 MM	?
2:1_SPACING	ISL2, ISL11	0.1 MM	?
2.5:1_SPACING	ISL2, ISL11	0.1 MM	?
3:1_SPACING	ISL2, ISL11	0.1 MM	?
4:1_SPACING	ISL2, ISL11	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	ISL2, ISL11	0.1 MM	?
CLK_PCIE	ISL2, ISL11	0.1 MM	?
CLK_MED	ISL2, ISL11	0.1 MM	?
CLK_SLOW	ISL2, ISL11	0.1 MM	?
CPU_COMP	ISL2, ISL11	0.1 MM	?
CPU_OTLREF	ISL2, ISL11	0.1 MM	?
CPU_VCCSENSE	ISL2, ISL11	0.1 MM	?
DMI	ISL2, ISL11	0.1 MM	?
LVDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	?
MEM_2OTHER	ISL2, ISL11	0.1 MM	?
PCIE	ISL2, ISL11	0.1 MM	?
SATA	ISL2, ISL11	0.1 MM	?
TMDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	?
VGA	ISL2, ISL11	0.1 MM	?

Rules for "Topology #3" for FSB signals, Napa DG tables 4-7 & 4-12.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR OVERRIDE	*	=2:1_SPACING OVERRIDE	?
FSB_ADDR1ADDR OVERRIDE	*	=STANDARD OVERRIDE	?
FSB_ADDR2ADDR OVERRIDE	*	=2:1_SPACING OVERRIDE	?
FSB_ADDR2DSTB OVERRIDE	*	=2:1_SPACING OVERRIDE	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA OVERRIDE	*	=2:1_SPACING OVERRIDE	?
FSB_DATA1DATA OVERRIDE	*	=STANDARD OVERRIDE	?
FSB_DATA2DATA OVERRIDE	*	=2:1_SPACING OVERRIDE	?
FSB_DATA2DSTB OVERRIDE	*	=2:1_SPACING OVERRIDE	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS	*	LVDS_100D
TMDS	*	TMDS_100D
TMDSCONN	*	TMDS_100D
VGA	*	VGA_75S

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_2OTHER OVERRIDE	*	0.5 MM OVERRIDE	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_2PCI OVERRIDE	*	0.1 MM OVERRIDE	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	PCI	*	PCI_2PCI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENETCONN	*	*	ENET
TMDSCONN	*	*	TMDS

"Stale" physical / spacing types

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ANALOG	*	*	FSB_COMMON
FSB_P2MM	*	*	FSB_COMMON
I2C	*	*	SMB
GND	*	*	STANDARD
MEM_PP1V8_S3	*	*	STANDARD
FB_PP1V8	*	*	STANDARD

FSB_ANALOG
FSB_P2MM
I2C
GND
MEM_PP1V8_S3
FB_PP1V8
PCI
PCI_55S

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S OVERRIDE	*	Y	0.100 MM	0.100 MM	0.100 MM	0.100 MM	0.100 MM
MEM_70D OVERRIDE	*	Y	0.100 MM	0.100 MM	0.100 MM	0.100 MM	0.100 MM
MEM_85D OVERRIDE	*	Y	0.100 MM	0.100 MM	0.100 MM	0.100 MM	0.100 MM


M9 Spacing & Physical Constraints

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	86	87	





ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	FSB_55S	FSB_COMMON	FSB ADS L	587 706 1204
	FSB_55S	FSB_COMMON	FSB BNR L	587 706 1204
	FSB_55S	FSB_COMMON	FSB BPRE L	706 1204
	FSB_55S	FSB_COMMON	FSB BREQ0 L	587 706 1204
	FSB_55S	FSB_COMMON	FSB DBSY L	587 706 1284
	FSB_55S	FSB_COMMON	FSB DEFER L	706 1284
	FSB_55S	FSB_COMMON	FSB DPWR L	644 783 1284
	FSB_55S	FSB_COMMON	FSB DRDY L	587 706 1284
	FSB_55S	FSB_COMMON	FSB HIT L	587 706 1284
	FSB_55S	FSB_COMMON	FSB HITM L	587 706 1284
	FSB_55S	FSB_COMMON	FSB LOCK L	647 706 1284
	FSB_55S	FSB_COMMON	FSB RS L<2..0>	706 1284
	FSB_55S	FSB_COMMON	FSB TRDY L	706 1284
	FSB_55S	FSB_COMMON	FSB CPURST L	644 706 1185 1204
	FSB_55S	FSB_DATA	FSB D L<63..0>	587 783 784 703 704 1286 1206 1206
	FSB_55S	FSB_DATA	FSB DINV L<3..0>	587 783 784 703 704 1284
	FSB_55S	FSB_DATA	FSB DSTB L<3..0>	587 783 784 703 704 1284
	FSB_55S	FSB_DATA	FSB DSTBN L<3..0>	587 783 784 703 704 1284
	FSB_55S	FSB_ADDR	FSB A L<31..3>	587 708 708 1204 1204
	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	647 708 1284 1284
	FSB_55S	FSB_ADDR	FSB ADSTB L<3..0>	587 708 708 1204
	CPU_55S		FSB IERR L	706
	CPU_55S		FSB FERR L	
	CPU_55S		CPU PWRGD	584 783 2104
	CPU_55S		CPU INTR	708 2104
	CPU_55S		CPU NMI	708 2104
	CPU_55S		CPU A20M L	708 2104
	CPU_55S		CPU DPSLPL L	584 783 2104
	CPU_55S		CPU IGNE L	708 2104
	CPU_55S		CPU INIT L	706 2104
	CPU_55S		CPU SMI L	708 2104
	CPU_55S		CPU STPCLK L	604 708 2104
	CPU_55S	CPU_2701	CPU THERMTRIP L	
	CPU_55S	CPU_2701	PM DPRSLPVR	584 1487 2303 6108
	CPU_55S	CPU_2701	IMVP DPRSLPVR	604 6107
	CPU_55S	CPU_GTLREF	CPU GTLREF	784
	CPU_55S	CPU_COMP	CPU COMP<3>	783
	CPU_27E4S	CPU_COMP	CPU COMP<2>	783
	CPU_55S	CPU_COMP	CPU COMP<1>	783
	CPU_27E4S	CPU_COMP	CPU COMP<0>	783
	CPU_55S	CPU_ITP	XDP_BPM L<5..0>	706 1183
	CLK_FSB_100n	CPU_ITP	CPU XDP CLK P	1183 3304 3403 3405
	CLK_FSB_100n	CPU_ITP	CPU XDP CLK N	1183 3304 3403 3405
	CPU_55S	CPU_ITP	ITPRESET L	1183
	CPU_55S	CPU_2701	CPU VID<6..0>	887 902 8786
	CPU_55S	CPU_2701	CPU VID<6..0>	887 902 8786
THERM	CPU_27E4S	CPU_VCCSENSE	CPU VCCSENSE P	61A3
THERM	CPU_27E4S	CPU_VCCSENSE	CPU VCCSENSE N	61A1
	CPU_27E4S	CPU_VCCSENSE	IMVP6 VSEN P	61A3
	CPU_27E4S	CPU_VCCSENSE	IMVP6 VSEN N	61A3

	AUDIO_55S	AUDIO	SB_ACZ_BITCLK	2106
	AUDIO_55S	AUDIO	ACZ_BITCLK	501 2107 4883
	AUDIO_55S	AUDIO	SB_ACZ_SYNC	2106
	AUDIO_55S	AUDIO	ACZ_SYNC	501 2107 4883
	AUDIO_55S	AUDIO	SB_ACZ_RST L	2106
	AUDIO_55S	AUDIO	ACZ_RST L	501 2107 4883
	AUDIO_55S	AUDIO	ACZ_SDATIN<0>	501 2107 4883
	AUDIO_55S	AUDIO	SB_ACZ_SDATAOUT	2106
	AUDIO_55S	AUDIO	ACZ_SDATAOUT	501 2107 4883
	TMDS	TMDS	TMDS CLK P	7803 7807 8088
	TMDS	TMDS	TMDS CLK N	7803 7807 8008
	TMDS	TMDS	TMDS DATA P<5..3>	7803 7807 80A8 8088
	TMDS	TMDS	TMDS DATA N<5..3>	7803 7807 80A8 8088
	TMDS	TMDS	TMDS DATA P<2..0>	7803 7807 8008 8008
	TMDS	TMDS	TMDS DATA N<2..0>	7803 7807 8008 8008
	TMDS/CONN	TMDS/CONN	TMDS CLK F P	80A5 80A6 80D1
	TMDS/CONN	TMDS/CONN	TMDS CLK F N	80A5 80C6 80D1
	TMDS/CONN	TMDS/CONN	TMDS DATA F P<5..3>	80A6 80B3 80B5 80B6 80D1
	TMDS/CONN	TMDS/CONN	TMDS DATA F N<5..3>	80A6 80B3 80B5 80B6 80D1
	TMDS/CONN	TMDS/CONN	TMDS DATA F P<2..0>	80A3 80A5 80C6 80D1 80D6
	TMDS/CONN	TMDS/CONN	TMDS DATA F N<2..0>	80A3 80A5 80C6 80D1 80D6

M57 NET PROPERTIES

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	87	87	