

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

Mullet

M1 MLB
Pansy Build - 08/10/2005

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
03		39475	ENGINEERING RELEASE	08/10/05	


Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	N/A	N/A
3	3	Power Block Diagram	N/A	N/A
4	4	BOM Configuration	N/A	N/A
5	5	Functional / ICT Test	N/A	N/A
6	6	Signal Aliases	N/A	N/A
7	7	CPU 1 OF 2-FSB	M42	07/26/2005
8	8	CPU 2 OF 2-PWR/GND	M42	07/26/2005
9	9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	10	CPU MISCl-TEMP SENSOR	M42	08/04/2005
11	11	CPU ITP700FLEX DEBUG	M42	07/26/2005
12	12	NB CPU Interface	(MASTER)	(MASTER)
13	13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	14	NB Misc Interfaces	(MASTER)	(MASTER)
15	15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	16	NB Power 1	(MASTER)	(MASTER)
17	17	NB Power 2	(MASTER)	(MASTER)
18	18	NB Grounds	(MASTER)	(MASTER)
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	(MASTER)	(MASTER)
21	21		M38	07/26/2005
22	22		M38	07/26/2005
23	23		M38	07/29/2005
24	24		M38	07/26/2005
25	25		M38	08/04/2005
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M1 SMBus Connections	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	(MASTER)	(MASTER)
32	32	DDR2 VRef	(MASTER)	(MASTER)
33	33	CLOCKS	M42	08/04/2005
34	34	Clock Termination	(MASTER)	(MASTER)
35	37	Mobile Clocking	(MASTER)	(MASTER)
36	38	PATA Connector	(MASTER)	(MASTER)
37	41	ETHERNET CONTROLLER	M42	08/04/2005
38	42	Ethernet Connector	(MASTER)	(MASTER)
39	44	FIREWIRE CONTROLLER	M42	07/26/2005
40	45	FireWire Port Power	(MASTER)	(MASTER)


Page	(.csa)	Contents	Sync	Date
41	46	FireWire Ports	(MASTER)	(MASTER)
42	49	Internal USB Connections	(MASTER)	(MASTER)
43	52	External USB Connector	(MASTER)	(MASTER)
44	55	Left I/O Board Connector	(MASTER)	(MASTER)
45	57	PCI-E Connections	(MASTER)	(MASTER)
46	58		M38	07/26/2005
47	59	SMC Support	(MASTER)	(MASTER)
48	60	LPC+ Debug Connector	M42	07/20/2005
49	61	Thermal Sensors	(MASTER)	(MASTER)
50	62	Current & Voltage Sensing	(MASTER)	(MASTER)
51	63	SPI BOOTROM	M42	07/26/2005
52	64	ALS Support	(MASTER)	(MASTER)
53	65	Fan Connectors	(MASTER)	(MASTER)
54	66	SMS	M42	07/26/2005
55	67		M38	08/04/2005
56	75	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
57	76	5V / 1.5V Power Supply	(MASTER)	(MASTER)
58	77	2.5V & 1.2V Regulators	(MASTER)	(MASTER)
59	78	1.8V Supply	(MASTER)	(MASTER)
60	79	3.3V / 1.05V Power Supplies	(MASTER)	(MASTER)
61	80	3.3V G3Hot Supply	(MASTER)	(MASTER)
62	81	Power Aliases	(MASTER)	(MASTER)
63	82	PBus-In & Battery Connectors	(MASTER)	(MASTER)
64	83	S3/S0 FETs & Power Control	(MASTER)	(MASTER)
65	84	ATI M56 PCI-E	(MASTER)	(MASTER)
66	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
67	86	ATI M56 Core Power	(MASTER)	(MASTER)
68	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
69	88	GPU Straps	(MASTER)	(MASTER)
70	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
71	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
72	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
73	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
74	94	Internal Display Connectors	(MASTER)	(MASTER)
75	97	External Display Connector	(MASTER)	(MASTER)
76	103	M1 Net Properties	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-6941	1	SCHEM, MULLET, M1	SCH		
820-1881	1	PCBF, MULLET, M1	PCB		
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:TSQ]	CRITICAL	

DRAWING
TITLE=MULLET
ABBREV=DRAWING
LAST_MODIFIED=Wed Aug 10 08:42:29 2005

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTER	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
 THIRD ANGLE PROJECTION		DRAWING NUMBER		051-6941	REV. 03
SHEET 1 OF 103					



System Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHIT 2	OF 103



Power Block Diagram
 SYNC_MASTER=N/A SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	3	103	



BOM NUMBER	BOM NAME	BOM OPTIONS
630-7207	PCBA, MULLET_128, M1	075-0137, 075-0139, 075-0140
630-7254	PCBA, MULLET_256, M1	075-0138, 075-0139, 075-0140
075-0137	128, MULLET, M1	VRAM_128
075-0138	256, MULLET, M1	VRAM_256, GPU_MEM_256M
075-0139	PROJ_PTS, MULLET, M1	ALTERNATE, COMMON, M1_COMMON1, M1_COMMON2, M1_DEBUG
075-0140	LEMENU_PTS, MULLET, M1	LEMENU

BOM GROUP	BOM OPTIONS
M1_COMMON1	CAMERA_S3, CPUCORE_2PIN, GPU_BB_CTL, GPUTHM_A_GPU, INVERTER_BUF, KBDLED_HAS, LCD_CTL_GPU
M1_COMMON2	MEMVREF_S3, MEMVTT_EN_PU, PLTRST_GATE_STUFF, PROTO_ONLY, USB_C_OC_PU, USB_D_OC_PU
M1_DEBUG	DEVELOPMENT, ITP, LPCPLUS

Phantom BOM #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
075-0137	1	128, MULLET, M1	BOM1		075-0137
075-0138	1	256, MULLET, M1	BOM2		075-0138
075-0139	1	PROJ_PTS, MULLET, M1	BOM3		075-0139
075-0140	1	LEMENU_PTS, MULLET, M1	BOM4		075-0140


Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL	LEMENU

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
998-1175	128S0074	C0935, C0950, C0952, C0953, C0954, C1900	470uF, 2.5V, 7mOhm	

BOM Configuration		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small> I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	4	103	

Functional Test Points

Power Supply NO_TESTS

NO_TEST	Value	Location
TRUE	IMVP6_RBIAS	56
TRUE	IMVP6_COMP	56
TRUE	P5V5S_RUNSS	57 64
TRUE	P1V5S0_RUNSS	57 64
TRUE	P2V5S3_MODE	58
TRUE	P2V5S3_SHDNRT	58 64
TRUE	P1V2S3_RT	58
TRUE	P1V2S3_RUNSS	58 64
TRUE	P1V8S3_COMP	59
TRUE	P1V8S3_FSET	59
TRUE	P3V3S5_COMP	60
TRUE	P3V3S5_FSET	60
TRUE	P1V05S0_COMP	60
TRUE	P1V05S0_FSET	60
TRUE	P3V42G3H_FB	61
TRUE	GPUVCORE_COMP	66
TRUE	GPUVCORE_FSET	66
TRUE	GPUBBP_ADJ	66

CPU FSB NO_TESTS

NO_TEST	Value	Location
TRUE	FSB_A_L<31..3>	7 12 76
TRUE	FSB_ADS_L	7 12 76
TRUE	FSB_ADSTB_L<1..0>	7 12 76
TRUE	FSB_BNR_L	7 12 76
TRUE	FSB_BREQ0_L	7 12 76
TRUE	FSB_D_L<63..0>	7 12 76
TRUE	FSB_DBSY_L	7 12 76
TRUE	FSB_DINV_L<3..0>	7 12 76
TRUE	FSB_DRDY_L	7 12 76
TRUE	FSB_DSTBN_L<3..0>	7 12 76
TRUE	FSB_DSTBP_L<3..0>	7 12 76
TRUE	FSB_HIT_L	7 12 76
TRUE	FSB_HITM_L	7 12 76
TRUE	FSB_LOCK_L	7 12 76
TRUE	FSB_REQ_L<4..0>	7 12 76

Fan Connectors

FUNC_TEST	Value	Location
=PP5V_S0_FAN_LT		53 62
FAN_LT_PWM		53
FAN_LT_TACH		53
FAN_RT_PWM		53
FAN_RT_TACH		53

FUNC_TEST property removed since these test points are not on the proper side for Functional Test points.

LPC+ Debug Connector

FUNC_TEST	Value	Location
TRUE	=PP3V3_S5_LPCPLUS	48 62
TRUE	=PP5V_S0_LPCPLUS	48 62
TRUE	LPC_AD<0>	21 46 48 55
TRUE	LPC_AD<1>	21 46 48 55
TRUE	LPC_FRAME_L	21 46 48 55
TRUE	PM_CLKRUN_L	23 39 46 48 55
TRUE	BOOT_LPC_SPI_L	22 47 48
TRUE	SMC_TMS	46 47 48
TRUE	DEBUG_RST_L	26 48
TRUE	SMC_TRST_L	46 48
TRUE	SMC_TDO	46 47 48
TRUE	SMC_MD1	46 48
TRUE	SMC_TX_L	46 47 48
TRUE	FWH_INIT_L	21 47 48
TRUE	PCI_CLK_PORTB0_LPC	34 48
TRUE	LPC_AD<2>	21 46 48 55
TRUE	LPC_AD<3>	21 46 48 55
TRUE	INT_SERIRQ	23 46 48 55
TRUE	PM_SUS_STAT_L	23 46 48 55
TRUE	SMC_TDI	46 47 48
TRUE	SMC_TCK	46 47 48
TRUE	SMC_RST_L	46 47 48
TRUE	SMC_NMI	46 48
TRUE	SMC_RX_L	46 47 48
TRUE	SV_SET_UP	23 48

Other Func Test Points

FUNC_TEST	Value	Location
TRUE	=PP1V05_S0_REG	50 60 62

Battery Digital Connector

FUNC_TEST	Value	Location
TRUE	SMC_BS_ALERT_L	46 47 63
TRUE	=SMBUS_BATT_SCL	27 63
TRUE	=SMBUS_BATT_SDA	27 63
TRUE	GND_BATT	63

Left I/O Data Connector

FUNC_TEST	Value	Location
TRUE	=PP1V5_S0_LIO	44 62
TRUE	=PPDCIN_G3H_LIO	44 62
TRUE	=PP5V_S3_LIO	44 62
TRUE	=PP3V42_G3H_LIO	44 62
TRUE	PP5V_S0_AUDIO_PWR	44
TRUE	PP5V_S0_AUDIO	44
TRUE	GND_AUDIO_PWR	44
TRUE	GND_AUDIO	44
TRUE	ACZ_SDATAIN<0>	21 44 76
TRUE	ACZ_SDATOUT	21 44 76
TRUE	ACZ_BITCLK	21 44 76
TRUE	ACZ_RST_L	21 44 76
TRUE	EXCARD_OC_L	6 44 47
TRUE	LTUSB_OC_L	6 44
TRUE	LIO_BATT_ISENSE	44 50
TRUE	SMC_SYS_ISET	44 46
TRUE	SMC_BATT_ISET	44 46
TRUE	SMC_BATT_CHG_EN	44 46 47
TRUE	SMC_BC_ACOK	44 46 47
TRUE	SMC_PS_ON	40 44 46 47
TRUE	LIO_P3V3S0_EN_L	44 64
TRUE	LIO_DCIN_ISENSE	44 50
TRUE	LIO_P3V3S3_EN	44 64
TRUE	SMC_BATT_TRICKLE_EN_L	44 46 47
TRUE	SYS_ONEWIRE	44 46 47
TRUE	MINI_CLKREQ_L	34 44
TRUE	SMC_EXCARD_CP	44 46 47
TRUE	EXCARD_CLKREQ_L	34 44
TRUE	SMC_EXCARD_PWR_EN	44 46
TRUE	LIO_PLT_RESET_L	26 44
TRUE	ACZ_SYNC	21 44 76
TRUE	=USB2_LT_N	6 44
TRUE	=USB2_LT_P	6 44
TRUE	=USB2_EXCARD_N	6 44
TRUE	=USB2_EXCARD_P	6 44
TRUE	=PCIE_EXCARD_R2D_N	44 45
TRUE	=PCIE_EXCARD_R2D_P	44 45
TRUE	=PCIE_EXCARD_D2R_N	44 45
TRUE	=PCIE_EXCARD_D2R_P	44 45
TRUE	PCIE_CLK100M_EXCARD_P	34 44
TRUE	PCIE_CLK100M_EXCARD_N	34 44
TRUE	=USB2_MINI_N	6 44
TRUE	=USB2_MINI_P	6 44
TRUE	=PCIE_MINI_R2D_N	44 45
TRUE	=PCIE_MINI_R2D_P	44 45
TRUE	=PCIE_MINI_D2R_N	44 45
TRUE	=PCIE_MINI_D2R_P	44 45
TRUE	PCIE_CLK100M_MINI_P	34 44
TRUE	PCIE_CLK100M_MINI_N	34 44
TRUE	=SMBUS_LIO_SMC_SCL	27 44
TRUE	=SMBUS_LIO_SMC_SDA	27 44
TRUE	=SMBUS_LIO_SB_SCL	27 44
TRUE	=SMBUS_LIO_SB_SDA	27 44
TRUE	PCIE_WAKE_L	23 37 44

Left I/O Power Connector

FUNC_TEST	Value	Location
TRUE	=PPBUSA_G3H_LIO_CONN	62 63
TRUE	=PPBUSB_G3H_LIO_CONN	62 63
TRUE	GND	

Request for at least 10 GND test points

Functional / ICT Test

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		5	103




NC CPU A32 L == TP CPU A32 L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A33 L == TP CPU A33 L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A34 L == TP CPU A34 L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A35 L == TP CPU A35 L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A36 L == TP CPU A36 L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A37 L == TP CPU A37 L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A38 L == TP CPU A38 L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU A39 L == TP CPU A39 L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU APM0 L == TP CPU APM0 L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU APM1 L == TP CPU APM1 L
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU EXTBREF == TP CPU EXTBREF
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU HFPLL == TP CPU HFPLL
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU SPARE0 == TP CPU SPARE0
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU SPARE1 == TP CPU SPARE1
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU SPARE2 == TP CPU SPARE2
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC CPU SPARE4 == TP CPU SPARE4
 MAKE_BASE=TRUE
 NO_TEST=TRUE

NC MEM A A<15..14> == MEM A A<15..14>
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC MEM B A<15..14> == MEM B A<15..14>
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 TP NB_CFG<4..3> == NB_CFG<4..3>
 MAKE_BASE=TRUE
 TP NB_CFG<6> == NB_CFG<6>
 MAKE_BASE=TRUE
 TP NB_CFG<8> == NB_CFG<8>
 MAKE_BASE=TRUE
 TP NB_CFG<11..10> == NB_CFG<11..10>
 MAKE_BASE=TRUE
 TP NB_CFG<15..14> == NB_CFG<15..14>
 MAKE_BASE=TRUE
 TP NB_CFG<17> == NB_CFG<17>
 MAKE_BASE=TRUE
 NOTE: NB_CFG<13..12> require test access
 TP NB_CFG<13..12> == NB_CFG<13..12>
 MAKE_BASE=TRUE


TP_SB_SUS_CLK == SUS_CLK_SB
 MAKE_BASE=TRUE
 NC_ENET_CTRL12 == ENET_CTRL12
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC_ENET_CTRL25 == ENET_CTRL25
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 NC_FWPWR_PWRON == FWPWR_PWRON
 MAKE_BASE=TRUE
 NO_TEST=TRUE
 FW_PC0

USB Port "A" (Debug Port) = Right USB 2.0 Port
 =USB2_RT_P == USB2_RT_P == USB_A_P
 MAKE_BASE=TRUE
 =USB2_RT_N == USB2_RT_N == USB_A_N
 MAKE_BASE=TRUE
 =RTUSB_OC_L == RTUSB_OC_L == USB_A_OC_L
 MAKE_BASE=TRUE
 USB Port "B" = PCI-E Mini Card
 =USB2_MINI_P == USB2_MINI_P == USB_B_P
 MAKE_BASE=TRUE
 =USB2_MINI_N == USB2_MINI_N == USB_B_N
 MAKE_BASE=TRUE
 UNUSED_USB_B_OC_L == USB_B_OC_L
 MAKE_BASE=TRUE
 USB Port "C" = Left USB 2.0 Port
 =USB2_LT_P == USB2_LT_P == USB_C_P
 MAKE_BASE=TRUE
 =USB2_LT_N == USB2_LT_N == USB_C_N
 MAKE_BASE=TRUE
 LUSB_OC_L == USB_C_OC_L
 MAKE_BASE=TRUE
 USB Port "D" = Camera
 =USB2_CAMERA_P == USB2_CAMERA_P == USB_D_P
 MAKE_BASE=TRUE
 =USB2_CAMERA_N == USB2_CAMERA_N == USB_D_N
 MAKE_BASE=TRUE
 UNUSED_USB_D_OC_L == USB_D_OC_L
 MAKE_BASE=TRUE
 USB Port "E" = ExpressCard
 =USB2_EXCARD_P == USB2_EXCARD_P == USB_E_P
 MAKE_BASE=TRUE
 =USB2_EXCARD_N == USB2_EXCARD_N == USB_E_N
 MAKE_BASE=TRUE
 EXCARD_OC_L == USB_E_OC_L
 MAKE_BASE=TRUE
 USB Port "F" = Unused
 TP_USBP_F == USB_F_P
 MAKE_BASE=TRUE
 TP_USBN_F == USB_F_N
 MAKE_BASE=TRUE
 USB Port "G" = Bluetooth (M13P)
 =USB_BT_P == USB_BT_P == USB_G_P
 MAKE_BASE=TRUE
 =USB_BT_N == USB_BT_N == USB_G_N
 MAKE_BASE=TRUE
 USB Port "H" = Trackpad (Geyser)
 =USB_TRACKPAD_P == USB_TRACKPAD_P == USB_H_P
 MAKE_BASE=TRUE
 =USB_TRACKPAD_N == USB_TRACKPAD_N == USB_H_N
 MAKE_BASE=TRUE



Chassis connection to be made at the mounting hole northwest of the DVI connector



Chassis connection to be made at the mounting hole southwest of the USB connector




Chassis connection to be made at the mounting hole east of the LVDS connector



Signal Aliases
 SYNC_MASTER=N/A SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
 SCALE: NONE SHEET: 6 OF 103
 DRAWING NUMBER: 051-6941
 REV.: 03



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM
 TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB


SYNC_MASTER=M42 SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	7	103	



=PPVCORE_S0_CPU (CPU CORE POWER)

=PP1V05_S0_CPU (CPU IO POWER 1.05V)

[VCCA=1.5 ONLY]
=PP1V5_S0_CPU (CPU INTERNAL PLL POWER 1.5V)

VID FOR CPU POWER SUPPLY =PPVCORE_S0_CPU
IF NO USE, NEED PULL-UP OR PULL-DOWN

LAYOUT NOTE:
PROVIDE A TEST POINT (WITH NO STUB)
TO CONNECT A DIFFERENTIAL PROBE
BETWEEN VCCSENSE AND VSSSENSE AT THE
LOCATION WHERE THE TWO 54.9 OHM
RESISTORS TERMINATE THE 55 OHM
TRANSMISSION LINE

LAYOUT NOTE: CONNECT R0803 TO TP_VSSSENSE WITH NO STUB

LAYOUT NOTE: CPU_VCCSENSE_P/CPU_VCCSENSE_N USE ZO=27.4 OHM DIFFERENTIAL TRACE ROUTING


LAYOUT NOTE: VCCSENSE AND VSSSENSE LINES SHOULD BE OF EQUAL LENGTH

CPU 2 OF 2-PWR/GND
SYNC_MASTER=M42 SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		8	103


CPU VCORE HF AND BULK DECOUPLING




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	4	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C0950,C0952,C0953,C0954	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!

VCCA (CPU AVdd) Decoupling



VCCP (CPU I/O) Decoupling




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	1	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C0935	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!

CPU VCORE VID Connections

Resistors to allow for override of CPU VID
Will probably be removed before production




CPU Decoupling & VID

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	9	103	



CPU MISC1-TEMP SENSOR

SYNC_MASTER=M42 SYNC_DATE=08/04/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	10	103	

CPU ITP700FLEX DEBUG SUPPORT



ITP TCK SIGNAL LAYOUT NOTE:
 ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
 TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
 CONNECTOR'S FBO PIN.


CPU ITP700FLEX DEBUG

SYNC_MASTER=MSYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		11	103



NB CPU Interface
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	12		103

LVDS Disable

Can leave all signals NC if LVDS is not implemented Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only S-Video: DACB & DACC only Component: DACA, DACB & DACC



Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail. Tie VCCD_TV DAC, VCCD_QTV DAC, VCCA_TV DACx, and VCCA_TV BG to 1.5V power rail. Tie VSSA_TV BG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie HSYNC and VSYNC to GND. Tie VCCA_CRT DAC to VCC Core rail, and tie VSSA_CRT DAC and VCC_SYNC to GND.



SDVO Alternate Function

SDVO_TVCLKIN# SDVO_INT# SDVO_FLDSTALL#

SDVO_TVCLKIN SDVO_INT SDVO_FLDSTALL


SDVOB_RED# SDVOB_GREEN# SDVOB_BLUE# SDVOB_CLKN SDVOC_RED# SDVOC_GREEN# SDVOC_BLUE# SDVOC_CLKN

SDVOB_RED SDVOB_GREEN SDVOB_BLUE SDVOB_CLKP SDVOC_RED SDVOC_GREEN SDVOC_BLUE SDVOC_CLKP

NB PEG / Video Interfaces SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for SIZE (D), DRAWING NUMBER (051-6941), REV. (03), SCALE (NONE), and SHEET OF (13 OF 103). Includes the Apple logo and 'APPLE COMPUTER INC.' text.




NB Misc Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	14 OF		103



NB DDR2 Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHEET 15	OF 103


NCTF balls are Not Critical To Function
 These connections can break without
 impacting part performance.



NB Power 1
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET OF		
NONE	16 OF 103		



NB Power 2

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHT OF 17	OF 103



NB Grounds

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHEET 18	OF 103

Power Interface

These are the power signals that leave the NB "block"


Rail Totals:

2310mA Max?	=PPVCORE_S0_NB	1500mA Max
	=PP1V05_S0_FSB_NB	10mA Max?
	=PP1V05_S0_NB_VTT	800mA Max
	=PP1V05_S0_NB_CRT	?mA Max
3674mA Max	=PP1V5_S0_NB	?mA Max
	=PP1V5_S0_NB_3G	>1500mA Max
	=PP1V5_S0_NB_3GPLL	
	=PP1V5_S0_NB_PCIE	?mA Max
	=PP1V5_S0_NB_PLL	100mA Max
	=PP1V5_S0_NB_TV DAC	24mA Max
	=PP1V5_S0_NB_VCCD_HMPLL	150mA Max
	=PP1V5_S0_NB_VCCAUX	1900mA Max
3200mA Max	=PP1V8_S3_MEM_NB	3200mA Max
132mA Max	=PP2V5_S0_NB_VCCSYN	70mA Max
	=PP2V5_S0_NB_VCC_TXLVDS	60mA Max
	=PP2V5_S0_NB_VCCA_3GBG	2mA Max
40mA Max?	=PP3V3_S0_NB	?mA Max
	=PP3V3_S0_NB_VCC_HV	40mA Max




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
128S0074	1	CAP,TANT,POLY,470UF,20%,2.5V,7MOHM,D2E	C1900	CRITICAL	CPUCORE_2PIN

Need to make sure we can do dual-footprint for 128S0068 & 128S0074!!!



NB (GM) Decoupling
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB_CFG<3> RESERVED

Internal pull-ups
 NB_CFG<13:12> 00 = Partial Clock Gating Disable
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation

NB_CFG<4> RESERVED

NB_CFG<14> RESERVED

¹⁴ NB_CFG<5>
 Internal pull-up
 NBCFG_DMI_X2
¹R2075
 2.2K
 5%
 1/16W
 MF-LP
 2402

NB_CFG<5> High = DMIx4
 DMI x2 Select Low = DMIx2
 PROBABLY NOT NEEDED

NB_CFG<15> RESERVED

NB_CFG<6> RESERVED

¹⁴ NB_CFG<16>
 Internal pull-up
 NBCFG_DYN_ODT_DISABLE
¹R2085
 2.2K
 5%
 1/16W
 MF-LP
 2402

NB_CFG<16> High = Enabled
 FSB Dynamic ODT Low = Disabled

NB_CFG<17> RESERVED

¹⁴ NB_CFG<7>
 Internal pull-up
 NO STUFF
¹R2077
 2.2K
 5%
 1/16W
 MF-LP
 2402

NB_CFG<7> High = Mobile CPU
 CPU Strap Low = RESERVED

NB_CFG<8> RESERVED

=PP3V3_S0_NB_{14 19 20 62}
 NBCFG_VCC_1V5
¹R2058
 2.2K
 5%
 1/16W
 MF-LP
 2402

NB_CFG<18> High = 1.5V
 VCC Select Low = 1.05V

¹⁴ NB_CFG<18>
 Internal pull-down

=PP3V3_S0_NB_{14 19 20 62}
 NBCFG_DMI_REVERSE
¹R2059
 2.2K
 5%
 1/16W
 MF-LP
 2402

NB_CFG<19> High = Reversed
 DMI Lane Reversal Low = Normal

¹⁴ NB_CFG<19>
 Internal pull-down

¹⁴ NB_CFG<9>
 Internal pull-up
 NBCFG_PEG_REVERSE
¹R2079
 2.2K
 5%
 1/16W
 MF-LP
 2402

NB_CFG<9> High = Normal
 PCIe Graphics Lane Reversal Low = Reversed

945 External Design Spec says reserved
 =PP3V3_S0_NB_{14 19 20 62}
 NBCFG_SDVO_AND_PCIE
¹R2060
 2.2K
 5%
 1/16W
 MF-LP
 2402

NB_CFG<20> High = Both active
 PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1

¹⁴ NB_CFG<20>
 Internal pull-down


PROBABLY NOT NEEDED

NB_CFG<10> RESERVED

NB_CFG<11> RESERVED

NB Config Straps
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
 SCALE NONE SHEET 20 OF 103
 SIZE D DRAWING NUMBER 051-6941 REV. 03



NOTE: EE_CS HAS INTERNAL PD, ONLY ENABLED WHEN LAN_RST#=L

NOTE:
POR IS SMC WILL PUT LAN INT'F
INTO RESET STATE TO SAVE PWR.
INTEL CONFIRMS OK TO LEAVE PINS AS NC

NOTE: LAD<0-3> HAVE INTERNAL 20K PU

NOTE: LDRQ<0-1># HAVE INTERNAL 20K PU

NOTE: PULLED UP PER INTEL

NOTE: KEYBOARD CONTROLLER RESET CPU

NOTE: DD<7> HAS INTERNAL 11.5K PD

NOTE:
SPEC SAYS WEAK PU IS REQUIRED
BUT CAPELL VALLEY USES 56.9 OHM
CHECK WITH INTEL

NOTE: R2108=56 IN CV.
CHANGED TO 54.9 FOR
BOM CONSOLIDATION

LAYOUT NOTE: R2108! TO BE
< 2 IN OF R2107 W/O STUB

LAYOUT NOTE: R2107 TO BE
< 2 IN OF \$B

NOTE: DDREQ HAS INTERNAL 11.5K PD








NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_RST#	- LSO BIT IN AC'97 GLOBAL CONTROL REG = 1:7 OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SDIN[0:2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1:7 OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	21	103	




SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	22	103	






SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	24	103	





APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		25	103

SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


RTC Battery Connector

CRITICAL
J2600
88460-0201
F-RT-SM
10K




22	PCI FRAME L	R2623	1	2	8.2K
22	PCI IRDY L	R2624	1	2	8.2K
22	PCI TRDY L	R2625	1	2	8.2K
22	PCI STOP L	R2626	1	2	8.2K
22	PCI SERR L	R2627	1	2	8.2K
22	PCI DEVSEL L	R2628	1	2	8.2K
22	PCI PERR L	R2630	1	2	8.2K
22	PCI LOCK L	R2629	1	2	8.2K
22	PCI REQ0 L	R2632	1	2	8.2K
22	PCI REQ1 L	R2631	1	2	8.2K
22	PCI REQ2 L	R2633	1	2	8.2K
22	PCI REQ3 L	R2634	1	2	8.2K
22	INT PIROA L	R2637	1	2	8.2K
22	INT PIROB L	R2636	1	2	8.2K
22	INT PIROC L	R2638	1	2	8.2K
22	INT PIROD L	R2639	1	2	8.2K
22	SB GPIO2	R2640	1	2	8.2K
22	SB GPIO3	R2642	1	2	8.2K
22	SB GPIO4	R2641	1	2	8.2K




SB RTC Crystal Circuit



This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.
Silk: "SYS RST"




Platform Reset Connections




SB Misc
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	26		103


ICH7-M SMBus Connections




SMC "0" SMBus Connections




SMC "B" SMBus Connections




SMC "Battery A" SMBus Connections



SMC "A" SMBus Connections



SMC "Battery B" SMBus Connections



M1 SMBus Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	27		103

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA


BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Upper" (surface-mount) slot



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	28	103	03

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA



BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Lower" (thru-hole) slot



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	29	103	

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors



Memory Active Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	30		103

8

7

6

5

4

3

2

1

Page Notes


Power aliases required by this page:

- =PP5V_S0_MEMVTT
- =PP1V8_S0_MEMVTT
- =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

DDR2 Vtt Regulator



Memory Vtt Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	31	103



DDR2 Vref

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		32	103



(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

NEED TO CHECK CAP VALUE

(FROM ICH7 GPIO18 STPPCI*)
(FROM ICH7 GPIO20 STPCPU*)

(CPU HOST 133/167MHZ)

(GMCH HOST 133/167MHZ)

(ITP HOST 133/167MHZ)

(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)

(GPU PCI-E 100 MHZ)

NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?

(ICH7M DMI 100 MHZ)

(FOR PCI-E CARD)

(FROM ICH7 GPIO35 SIGNAL NAME WILL BE CHANGED TO SIO REMOVE 100M FROM SIGNAL NAME)

(GMCH G_CLKIN 100 MHZ)

(WIRELESS PCI-E 100 MHZ)

(NOT USED)

(GIGA LAN PCI-E 100 MHZ)

(GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)

(FROM CPU VCORE PWR GOOD)

(ICH7M USB 48MHZ)

(ICH7M, SIO, LPC REF. 14.318MHZ)

FCTSEL	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST*
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M_NON_SPREAD	27M_SPREAD	SRCT0	SRCC0
1	1	OFF	LOW	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM

* FOR EXT. GRAPHIC SYSTEM

CLOCKS

SYNC_MASTER=MSYNC_DATE=08/04/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	33	103



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
0	0	1	1	133M
0	1	0	0	166M
0	1	1	1	200M
1	0	0	0	100M
1	0	1	1	333M
1	1	0	0	400M
1	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	34	103

8

7

6

5

4

3


2

1

D

D


TPM Crystal Circuit



C

C

SMC G3Hot Oscillator



B

B

A

A

8

7

6

5

4

3

2

1

Mobile Clocking

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	37 OF		103

IDE (ODD) Connector




- 21 SATA A R2D C P == TP SATA A R2DP
MAKE_BASE=TRUE
- 21 SATA A R2D C N == TP SATA A R2DN
MAKE_BASE=TRUE
- 21 SATA A D2R P == TP SATA A D2RP
MAKE_BASE=TRUE
- 21 SATA A D2R N == TP SATA A D2RN
MAKE_BASE=TRUE

- 21 SATA RBIAS P == SATA RBIAS
MAKE_BASE=TRUE
- 21 SATA RBIAS N == SATA RBIAS
MAKE_BASE=TRUE

Placement note
Place within 12.7mm
from ball of SB

PATA Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	38		103



ETHERNET CONTROLLER
SYNC_MASTER=M42 SYNC_DATE=08/04/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		41	103

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D


Page Notes

Power aliases required by this page:
 - =PP2V5_ENET
 - =GND_CHASSIS_ENET

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		42	103

PAGE NOTES

INPUT
 =PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
 =PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
 PCI_GNT3_L - PCI GRANT FROM SB
 PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
 PCI_RST_L - PCI RESET FROM SB
 FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER


INPUT/OUTPUT
 PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
 PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
 FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
 FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
 FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT
 PCI_REQ3_L - PCI REQUEST TO SB
 PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
 INT_PIROD_L - INTERRUPT TO SB
 PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

PAGE HISTORY

5/18/2005 - FIRST REVISION OF PAGE
 6/22/2005 - BGA VERSION OF FW32306 ADDED
 6/22/2005 - CHANGED PIN 1 TO INT_PIROD (PER ARCHITECTURAL DEFINITION)
 6/22/2005 - CHANGED INT_PIROD TO REQ3/PER ARCHITECTURAL DEFINITION
 6/22/2005 - ADDED LINK_DOWN_ON_RST* AND REMOVED CONNECTION TO PLT_RST_L
 6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
 6/22/2005 - REMOVED C4421 - REDUNDANT
 7/26/2005 - BEING OUT PCI CONNECTION TO BE CONNECTED ON PORT PAGE
 CONNECTED PIN E10 TO GND

MOBILE TURNS OFF CONTROLLER POWER DURING SLEEP
 =PP3V3_S0_FW



CONNECT TO VDD FOR 3.3V OPERATION
 PCI_VIOS
 PCI_AD<0> F10 PCI_AD0
 PCI_AD<1> G10 PCI_AD1
 PCI_AD<2> H10 PCI_AD2
 PCI_AD<3> H12 PCI_AD3
 PCI_AD<4> J13 PCI_AD4
 PCI_AD<5> J12 PCI_AD5
 PCI_AD<6> K13 PCI_AD6
 PCI_AD<7> K10 PCI_AD7
 PCI_AD<8> L12 PCI_AD8
 PCI_AD<9> M13 PCI_AD9
 PCI_AD<10> L11 PCI_AD10
 PCI_AD<11> M12 PCI_AD11
 PCI_AD<12> M11 PCI_AD12
 PCI_AD<13> N12 PCI_AD13
 PCI_AD<14> M10 PCI_AD14
 PCI_AD<15> N11 PCI_AD15
 PCI_AD<16> M4 PCI_AD16
 PCI_AD<17> N5 PCI_AD17
 PCI_AD<18> N4 PCI_AD18
 PCI_AD<19> M3 PCI_AD19
 PCI_AD<20> M2 PCI_AD20
 PCI_AD<21> N3 PCI_AD21
 PCI_AD<22> K4 PCI_AD22
 PCI_AD<23> M1 PCI_AD23
 PCI_AD<24> K2 PCI_AD24
 PCI_AD<25> J4 PCI_AD25
 PCI_AD<26> K1 PCI_AD26
 PCI_AD<27> J2 PCI_AD27
 PCI_AD<28> J1 PCI_AD28
 PCI_AD<29> H2 PCI_AD29
 PCI_AD<30> H4 PCI_AD30
 PCI_AD<31> H1 PCI_AD31

PCI_C_BE_L<0>K12 PCI_CBE0*
 PCI_C_BE_L<1>M9 PCI_CBE1*
 PCI_C_BE_L<2>L3 PCI_CBE2*
 PCI_C_BE_L<3>L1 PCI_CBE3*

R4431 1/18 22 402

THIS IS FROM ICH7M
 PCI_RST_L F1 PCI_RST*
 INT_PIROD_L D2 PCI_INTP*
 PCI_PME_FW_L E2 PCI_PME*

FIREWIRE CONTROLLER
 SYNC_MASTER=MSYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		44	103


Page Notes

Power aliases required by this page:
 - =PPBUS_S0_FWPWRSW (system supply for bus power)
 - =PP3V3_S0_FWPORTPWRSW

Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)

Port Power Switch



FireWire Port Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	45	103	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

Page Notes

Power aliases required by this page:
 - =PPFW_PORT1
 - =PP3V3_FW
 - =GND_CHASSIS_FW_PORT1


Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



2nd TPA/TPB pair unused

3rd TPA/TPB pair unused

39 FW_B TPBIAS == NC FW_B TPBIAS
 MAKE_BASE=TRUE
 NO_TEST=YES

39 FW_B TPA P == NC FW_B TPAP
 MAKE_BASE=TRUE
 NO_TEST=YES

39 FW_B TPA N == NC FW_B TPAN
 MAKE_BASE=TRUE
 NO_TEST=YES

39 FW_B TPB P == NC FW_B TPBP
 MAKE_BASE=TRUE
 NO_TEST=YES

39 FW_B TPB N == NC FW_B TPBN
 MAKE_BASE=TRUE
 NO_TEST=YES

39 FW_C TPBIAS == NC FW_C TPBIAS
 MAKE_BASE=TRUE
 NO_TEST=YES




39 FW_C TPA P == NC FW_C TPAP
 MAKE_BASE=TRUE
 NO_TEST=YES

39 FW_C TPA N == NC FW_C TPAN
 MAKE_BASE=TRUE
 NO_TEST=YES

39 FW_C TPB P == NC FW_C TPBP
 MAKE_BASE=TRUE
 NO_TEST=YES

39 FW_C TPB N == NC FW_C TPBN
 MAKE_BASE=TRUE
 NO_TEST=YES

Late-VG Protection Power



FireWire Ports		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	46	103	

8

7

6

5

4

3

2


1

D

D

Top-Case Connector


(Pinout is almost fixed)



C

C


Camera Connector



B

B

Bluetooth (M13P) & SATA HDD Flex Connector



A

A

Internal USB Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	49 OF		103

8

7

6


5

4

3

2

1



Port Power Switch

Right USB Port

Place L5200, L5205 and L5206 across moat

External USB Connector


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHEET 52	OF 103

Left I/O Board Connector



Left I/O Board Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	55 OF		103

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



PCI-E Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	57	103	

8

7

6


5

4

3

2

1



8
7
6
5
4
3
2
1

D
C
B
A

8
7
6
5
4
3
2
1

D
C
B
A

LEMENU
U5800
SMC_H8S2116
BGA
(1 OF 4)

21	PM LAN ENABLE	B12	P10	P60/KIN0*	L13	51 50	SMC PM G2 EN	OUT
26	SMC_RSTGATE_L	C13	P11	P61/KIN1*	L14	44 47	SMC PS ON	OUT
64 26	ALL_SYS_PWRGD	A15	P12	P62/KIN2*	L15	22	SPI_ARB	OUT
47	RSMRST_PWRGD	B14	P13	P63/KIN3*	K12	51 22	SPI_SCLK	OUT
23	SMC_SB_NMI	B15	P14	P64/KIN4*	K13	51 22	SPI_SI	OUT
47	PM_RSMRST_L	C14	P15	P65/KIN5*	K14	51 22	SPI_SO	OUT
56	IMVP_VR_ON	D12	P16	P66/IRQ6*/KIN6*	J12	47	SMC_PROCHOT_3_3_L	IN
23	PM_PWRBTN_L	C15	P17	P67/IRQ7*/KIN7*	J13	47	SMC_CPU_INIT_3_3_L	IN
47	SMC_P20	D13	P20	P70/AN0	N12	50	SMC_CPU_ISENSE	IN
47	SMC_P21	D14	P21	P71/AN1	R13	50	SMC_CPU_VSENSE	IN
47	SMC_P22	D15	P22	P72/AN2	P13	50	SMC_GPU_ISENSE	IN
47	SMC_P23	E12	P23	P73/AN3	R14	50	SMC_GPU_VSENSE	IN
47 44 5	SMC_BATT_TRICKLE_EN_L	E14	P24	P74/AN4	P14	50	SMC_DCIN_ISENSE	IN
47 44 5	SMC_BATT_CHG_EN	E15	P25	P75/AN5	R15	50	SMC_PBUS_VSENSE	IN
47	SMC_P26	E13	P26	P76/AN6	N13	50	SMC_BATT_ISENSE	IN
47	SMC_P27	F14	P27	P77/AN7	P15	50	SMC_FWIRE_ISENSE	IN
55 48 21 5	LPC_AD<0>	D9	P30/LAD0	P80/PME*	C7	21	SMC_WAKE_SCI_L	OUT
55 48 21 5	LPC_AD<1>	C9	P31/LAD1	P81/GA20	A7	47	SMC_TPM_GPIO	OUT
55 48 21 5	LPC_AD<2>	A9	P32/LAD2	P82/CLKRUN*	B7 48 39 31	6	PM_CLKRUN_L	OUT
55 48 21 5	LPC_AD<3>	B9	P33/LAD3	P83/LPCPD*	D6 55 48 21 6	8	PM_SUS_STAT_L	IN
55 48 21 5	LPC_FRAME_L	D8	P34/LFRAME*	P84/IRQ3*/TXD1	C6	41	SC_TX_L	OUT
26	SMC_LRESET_L	C8	P35/LRESET*	P85/IRQ4*/RXD1	A6	47	SC_RX_L	OUT
34	PCI_CLK_SMC	A8	P36/LCLK	P86/IRQ5*/SCL1/SCL1	B6	27	SMB_BSB_CLK	OUT
55 48 23 5	INT_SERIRQ	D7	P37/SERIRQ	P90/IRQ2*	K4	47 42	SMC_ONOFF_L	IN
74	SMC_DISPLAY_ENABLE	A5	P40/TMO0	P91/IRQ1*	J2	47 44 6	SMC_BC_ACOK	OUT
47	SMC_P41	B5	P41/TMO0	P92/IRQ0*	J1	63 47 6	SMC_BS_ALERT_L	IN
27	SMB_BSB_DATA	D5	P42/SDA1	P93/IRQ12*	J3	62 21	PM_SLP_S3_L	IN
47	SMC_TPM_PP	C3	P43/TMI1/EXSCK1	P94/IRQ13*	J4	64 21	PM_SLP_S4_L	IN
47	SMC_P44	B1	P44/TMO1	P95/IRQ14*	H2	21	PM_SLP_S5_L	IN
74	SMC_BKLIGHT_ENABLE	C2	P45	P96/EXCL*	H1	31	SMC_SUS_CLK	IN
47	SMC_SYS_LED	D3	P46/PWX0/PWM0	P97/IRQ15*/SDA0	G2	27	SMB_0_S0_DATA	OUT
52	SMC_SYS_KBLED	C1	P47/PWX1/PWM1					
48 47 5	SMC_TX_L	G1	P50					
48 47 5	SMC_RX_L	G4	P51					
27	SMB_0_S0_CLK	F2	P52/SCL0					

LEMENU
U5800
SMC_H8S2116
BGA
(2 OF 4)

21	SMC_RCIN_L	R3	PA0/KIN8*/PA2BC	PE0	M3	47	SMC_CASE_OPEN	IN
47	SMC_PA1	P3	PA1/KIN9*/PA2BD	PE1*/ETCK	M2	48 47 5	SMC_TCK	IN
26 23	PM_SYSRST_L	R2	PA2/KIN10*/PS2AC	PE2*/ETDI	M1	48 47 5	SMC_TDI	IN
55 47	SMC_TPM_RESET_L	N3	PA3/KIN11*/PS2AD	PE3*/ETDO	L4	48 47 5	SMC_TDO	OUT
47 14	PM_EXTTTS_L<0>	R1	PA4/KIN12*/PS2BC	PE4*/ETMS	L2	48 47 5	SMC_TMS	IN
23	PM_THRM_L	N2	PA5/KIN13*/PS2BD					
47 4 5	SYS_ONEWIRE	M4	PA6/KIN14*/PS2CC	PF0/IRQ8*/PWM2	M7	47	SMC_DISP_BKLT_B	OUT
23	PM_BATLOW_L	N1	PA7/KIN15*/PS2CD	PF1/IRQ9*/PWM3	R6	74	SMC_DISP_BKLT_A	OUT
23	SMC_EXTSMI_L	B10	PB0/LSMI*	PF2/IRQ10*/TMOY	R6	47 42	SMC_LID	IN
23	SMC_RUNTIME_SCI_L	A10	PB1/LSCI	PF3/IRQ11*/TMOX	N6	47	SMC_CPU_RESET_3_3_L	IN
36	SMC_ODD_DETECT	D10	PB2	PF4/PWM4	M6	44 5	SMC_BATT_ISET	OUT
50	ISENSE_CAL_EN	A11	PB3	PF5/PWM5	R5	47	SMC_BATT_VSET	OUT
47 4 5	SMC_EXCARD_CP	B11	PB4	PF6/PWM6	P5	44 5	SMC_SYS_ISET	OUT
47 4 5	SMC_EXCARD_PWR_EN	C11	PB5	PF7/PWM7	N5	47	SMC_SYS_VSET	OUT
47 4 5	SMC_EXCARD_PWR_OC_L	A12	PB6					
47	SMC_PB7	D11	PB7	PG0/EXIRQ8*/TMIX	P9	51 22	SPI_CE_L	OUT
53	SMC_FAN_0_CTL	G14	PC0/TIOCA0/WUE8*	PG1/EXIRQ9*/TMIY	R9		SMC_PGI	OUT
53	SMC_FAN_1_CTL	G15	PC1/TIOCB0/WUE9*	PG2/EXIRQ10*/SDA2	N9	27	SMB_BSA_DATA	OUT
47	SMC_FAN_2_CTL	G13	PC2/TIOCC0/TCLKA/WUE10*	PG3/EXIRQ11*/SCL2	P8	27	SMB_BSA_CLK	OUT
47	SMC_FAN_3_CTL	G12	PC3/TIOCC0/TCLKB/WUE11*	PG4/EXIRQ12*/EXSDAA	R8	27	SMB_A_S3_DATA	OUT
53	SMC_FAN_0_TACH	H14	PC4/TIOCA1/WUE12*	PG5/EXIRQ13*/EXSCLA	M8	27	SMB_A_S3_CLK	OUT
53	SMC_FAN_1_TACH	H15	PC5/TIOCB1/TCLKC/WUE13*	PG6/EXIRQ14*/EXSDAB	P7	27	SMB_B_S0_DATA	OUT
47	SMC_FAN_2_TACH	H13	PC6/TIOCA2/WUE14*	PG7/EXIRQ15*/EXSCLB	R7	27	SMB_B_S0_CLK	OUT
47	SMC_FAN_3_TACH	H12	PC7/TIOCB2/TCLKD/WUE15*					
54	SMS_X_AXIS	M11	PD0/AN8	PH0/EXIRQ6*	E1	47	SMC_PROCHOT	OUT
54	SMS_Y_AXIS	P11	PD1/AN9	PH1/EXIRQ7*	F3	47	SMC_THRMTRIP	OUT
54	SMS_Z_AXIS	R11	PD2/AN10	PH2/FWE	K2	47	SMC_FWE	OUT
47	SMC_PD3	N11	PD3/AN11	PH3/EXEXCL	C4	52	ALS_GAIN	OUT
47	SMC_NB_ISENSE	P10	PD4/AN12					
47	SMC_MEM_ISENSE	R10	PD5/AN13					
52	ALS_LEFT	N10	PD6/AN14					
52	ALS_RIGHT	M10	PD7/AN15					

LEMENU
U5800
SMC_H8S2116
BGA
(4 OF 4)

G3	NC0	NC12	E15
H3	NC1	NC13	A14
K3	NC2	NC14	C12
L3	NC3	NC15	C10
N4	NC4	NC16	C5
M5	NC5	NC17	A3
N7	NC6	NC18	B8
M12	NC7	NC19	E4
M13	NC8	NC20	H4
L12	NC9	NC21	M9
K15	NC10	NC22	N8
J14	NC11		

SMC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		58	103

SMC Reset Button / Brownout Detect




Silk: "SMC RST"

SMC Crystal Circuit




Post-Proto: Consider 197S0169

Debug Power Button




Silk: "PWR BTN"

SMC AVREF Supply




System (Sleep) LED Circuit



SMC PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation




ISL6269 undervoltage threshold 81-87% (2.67 - 2.87V)
NOTE: R5965 acts as 10K pull-up for PGOOD signal


- 46 SMC_CPU_INIT 3 3 L == FWH_INIT L
- 46 SMC_NB_ISENSE == SMC_P1V05S0_ISENSE
- 46 SMC_MEM_ISENSE == SMC_P1V8S3_ISENSE
- 46 SMC_PA1 == ROOT_LPC_SPI L
- 46 PM_EXTTTS L<0> == DIMM_OVERTEMP L
- 46 SMC_BATT_VSET == TP_SMC_BATT_VSET
- 46 SMC_SYS_VSET == TP_SMC_SYS_VSET
- 46 SMC_DISP_BKLT_B == TP_SMC_DISP_BKLT_B
- 46 SMC_FAN_2_CTL == TP_SMC_FAN_2_CTL
- 46 SMC_FAN_2_TACH == TP_SMC_FAN_2_TACH
- 46 SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- 46 SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- 46 SMC_P20 == TP_SMC_P20
- 46 SMC_P21 == TP_SMC_P21
- 46 SMC_P22 == TP_SMC_P22
- 46 SMC_P23 == TP_SMC_P23
- 46 SMC_P26 == TP_SMC_P26
- 46 SMC_P27 == TP_SMC_P27
- 46 SMC_P41 == TP_SMC_P41
- 46 SMC_P44 == TP_SMC_P44
- 46 SMC_PB7 == TP_SMC_PB7
- 46 SMC_PD3 == TP_SMC_PD3
- 46 SMC_PG1 == TP_SMC_PG1

- 46 SMC_TPM_GPIO1 == TPM_GPIO1
- 46 SMC_TPM_GPIO2 == TPM_GPIO2
- 46 SMC_TPM_PP == TPM_PP
- 46 SC_RX_L == SMC_RX_L
- 46 SC_TX_L == SMC_TX_L
- 46 SMC_EXCARD_PWR_OC_L == EXCARD_OC_L

SMC 1.05V to 3.3V Level Shifting



SMC 3.3V to 1.05V Level Shifting




- 46 SMC_PROCHOT == CPU_PROCHOT_L
- 46 SMC_THRMTRIP == PM_THRMTRIP_L
- 46 SMS_INT_L == R5829 10K
- 46 SMC_TPM_RESET_L == R5827 10K
- 46 SMC_ONOFF_L == R5808 10K
- 46 SMC_LID == R5814 100K
- 46 SMC_FWE == R5815 10K
- 46 SMC_TX_L == R5817 10K
- 46 SMC_RX_L == R5818 100K
- 46 SYS_ONEWIRE == R5819 2.0K
- 46 SMC_BS_ALERT_L == R5821 100K
- 46 SMC_TMS == R5822 10K
- 46 SMC_TDO == R5823 10K
- 46 SMC_TDI == R5824 10K
- 46 SMC_TCK == R5825 10K
- 46 SMC_BATT_TRICKLE_EN_L == R5810 10K
- 46 SMC_BATT_CHG_EN == R5811 10K
- 46 SMC_PS_ON == R5812 10K
- 46 SMC_CASE_OPEN == R5813 10K
- 46 SMC_BC_ACOK == R5826 470K
- 46 SMC_EXCARD_CP == R5828 10K

SMC Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	59	103	



LPC+ Debug Connector

SYNC_MASTER=M42 SYNC_DATE=07/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHEET 60	OF 103


GPU / Heat Pipe Thermal Sensor



Right-Side/Fin Stack Thermal Sensor



CPU Back-Up Thermal Diode



Thermal Sensors


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 03
	SCALE NONE	SHEET 61	OF 103


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Buffer & Filter




FireWire Current Sense Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.8V S3 (Memory) Current Sense Filter




1.05V S0 (NB) Current Sense Filter



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits




Current & Voltage Sensing

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6941	03
	SHT	OF	
	62	103	

8 7 6 5 4 3 2 1

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0384	1	IC,16MBIT -PIN SPI SERIAL FLASH,SOLCS	U6301		LEMENU




R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)
 R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

SPI BOOTROM
 SYNC_MASTER=MSYNC_DATE=07/26/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE		SHT	OF
NONE		63	103

8 7 6 5 4 3 2 1


Left ALS "Connector"



Right ALS Circuit



Keyboard LED Driver



ALS Support


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	64	103	



Fan Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	65 OF		103


PAGE NOTES

INPUT
 =PP3V3_S3_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)
 SMS_ONOFF_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE

OUTPUT
 SMS_ACC_*_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
 7/28/2005 - REMOVED BOU TABLE AND UPDATED SYMBOL TO KXM52-2050
 7/28/2005 - CONNECTED PD PIN TO SMC'S SMS_ONOFF_L




SMS
 SYNC_MASTER=MS SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	66	103	



NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

LAYOUT NOTE:
PLACE R6702-03 WHERE ACCESSIBLE

TPM


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	67		103



DPRSLPVR	DPRSTP*	PSI*	Operation Mode
0	1	1	2-Phase CCM
0	1	0	1-Phase CCM
1	0	1	1-Phase DCM
1	1	0	1-Phase DCM

Pin	Signal	Pin	Signal
43	IMVP6 VID<6>	46	DPRSTP*
42	IMVP6 VID<5>	45	DPRSLPVR
41	IMVP6 VID<4>	2	PSI*
40	IMVP6 VID<3>	3	PGD_IN
39	IMVP6 VID<2>	48	3V3
38	IMVP6 VID<1>	47	CLK_EN*
37	IMVP6 VID<0>	44	VR_ON
		1	PGOOD
		5	VR_TT*
		6	NTC
		7	(GND_IMVP6_SGND)
		4	IMVP6 SOFT
		4	RBIAS
		13	VDIFF
		12	FB2
		11	FB
		10	COMP
		9	VW
		25	NC
		21	VSS
		49	TPAD

CPU VCore Current Sense

Placement Note:
Keep R7598 and R7599 close to inductor

IMVP6 CPU VCore Regulator

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Connect to RUNSS pins to control outputs.
 If unconnected, powers up with VIN.
 NOTE: Be aware of pull-ups to VIN on these signals.

$$V_{out} = 0.8V * (1 + R_a / R_b)$$

5V / 1.5V Power Supply


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	76		103

2.5V S3 Regulator



1.2V S3 Regulator



2.5V & 1.2V Regulators

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		77	103



1.8V S3 Current Sense

Placement Note:
 Keep C7890, R7890,
 R7894 and R7897
 close to inductor

$$V_{out} = 0.6V * (1 + R_a / R_b)$$

1.8V Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	78 OF		103


D

C

D

C

3.3V S5 Regulator




B

A


B

A

1.05V S0 Regulator



1.05V Current Sense



3.3V / 1.05V Power Supplies
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	79	103	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator



3.3V G3Hot Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT OF		
NONE	80 OF		103

8

7

6


5

4

3

2

1



Note: Place all jumpers on top-side of MLB

Power Aliases		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET	OF	
NONE	81	103	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

Left I/O Power Connector



Battery Connector (Digital Signals)



PBus-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6941	03
SCALE	SHT	OF
NONE	82	103


Unused PGOOD Signals

=P5VP1V5_PGOOD	=TP_P5V_P1V5_PGOOD
=P2V5S3_PGOOD	=TP_P2V5S3_PGOOD
=P1V8S3_PGOOD	=TP_P1V8S3_PGOOD
=P1V2S3_PGOOD	=TP_P1V2S3_PGOOD


These rails are monitored by LTC2908

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0


Power Control Signals




5V S3 FET




3.3V S3 FET




5V S0 FET




3.3V S0 FET




2.5V S0 FET



1.8V S0 FET




1.2V S0 FET




1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation



Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



LTC2908 threshold is 95% (4.75V, 3.135V, 2.375V, 1.71V, 1.14V, 0.86V)

S3/S0 FETs & Power Control


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET	OF	
NONE	83	103	



Pin	Signal	Component	Pin	Signal	Component	Pin	Signal	Component
13	PEG R2D C P<0>	C8420 0.1uF	1	2	PEG R2D P<0>	AJ31	PCIE_RX0P	PCIE_TX0P
13	PEG R2D C N<0>	C8421 0.1uF	1	2	PEG R2D N<0>	AH31	PCIE_RX0N	PCIE_TX0N
13	PEG R2D C P<1>	C8422 0.1uF	1	2	PEG R2D P<1>	AH30	PCIE_RX1P	PCIE_TX1P
13	PEG R2D C N<1>	C8423 0.1uF	1	2	PEG R2D N<1>	AG30	PCIE_RX1N	PCIE_TX1N
13	PEG R2D C P<2>	C8424 0.1uF	1	2	PEG R2D P<2>	AG32	PCIE_RX2P	PCIE_TX2P
13	PEG R2D C N<2>	C8425 0.1uF	1	2	PEG R2D N<2>	AF32	PCIE_RX2N	PCIE_TX2N
13	PEG R2D C P<3>	C8426 0.1uF	1	2	PEG R2D P<3>	AE31	PCIE_RX3P	PCIE_TX3P
13	PEG R2D C N<3>	C8427 0.1uF	1	2	PEG R2D N<3>	AE31	PCIE_RX3N	PCIE_TX3N
13	PEG R2D C P<4>	C8428 0.1uF	1	2	PEG R2D P<4>	AE30	PCIE_RX4P	PCIE_TX4P
13	PEG R2D C N<4>	C8429 0.1uF	1	2	PEG R2D N<4>	AD30	PCIE_RX4N	PCIE_TX4N
13	PEG R2D C P<5>	C8430 0.1uF	1	2	PEG R2D P<5>	AD32	PCIE_RX5P	PCIE_TX5P
13	PEG R2D C N<5>	C8431 0.1uF	1	2	PEG R2D N<5>	AC32	PCIE_RX5N	PCIE_TX5N
13	PEG R2D C P<6>	C8432 0.1uF	1	2	PEG R2D P<6>	AC31	PCIE_RX6P	PCIE_TX6P
13	PEG R2D C N<6>	C8433 0.1uF	1	2	PEG R2D N<6>	AB31	PCIE_RX6N	PCIE_TX6N
13	PEG R2D C P<7>	C8434 0.1uF	1	2	PEG R2D P<7>	AB30	PCIE_RX7P	PCIE_TX7P
13	PEG R2D C N<7>	C8435 0.1uF	1	2	PEG R2D N<7>	AA30	PCIE_RX7N	PCIE_TX7N
13	PEG R2D C P<8>	C8436 0.1uF	1	2	PEG R2D P<8>	AA32	PCIE_RX8P	PCIE_TX8P
13	PEG R2D C N<8>	C8437 0.1uF	1	2	PEG R2D N<8>	Y32	PCIE_RX8N	PCIE_TX8N
13	PEG R2D C P<9>	C8438 0.1uF	1	2	PEG R2D P<9>	Y31	PCIE_RX9P	PCIE_TX9P
13	PEG R2D C N<9>	C8439 0.1uF	1	2	PEG R2D N<9>	W31	PCIE_RX9N	PCIE_TX9N
13	PEG R2D C P<10>	C8440 0.1uF	1	2	PEG R2D P<10>	W30	PCIE_RX10P	PCIE_TX10P
13	PEG R2D C N<10>	C8441 0.1uF	1	2	PEG R2D N<10>	V30	PCIE_RX10N	PCIE_TX10N
13	PEG R2D C P<11>	C8442 0.1uF	1	2	PEG R2D P<11>	V32	PCIE_RX11P	PCIE_TX11P
13	PEG R2D C N<11>	C8443 0.1uF	1	2	PEG R2D N<11>	U32	PCIE_RX11N	PCIE_TX11N
13	PEG R2D C P<12>	C8444 0.1uF	1	2	PEG R2D P<12>	U31	PCIE_RX12P	PCIE_TX12P
13	PEG R2D C N<12>	C8445 0.1uF	1	2	PEG R2D N<12>	T31	PCIE_RX12N	PCIE_TX12N
13	PEG R2D C P<13>	C8446 0.1uF	1	2	PEG R2D P<13>	T30	PCIE_RX13P	PCIE_TX13P
13	PEG R2D C N<13>	C8447 0.1uF	1	2	PEG R2D N<13>	R30	PCIE_RX13N	PCIE_TX13N
13	PEG R2D C P<14>	C8448 0.1uF	1	2	PEG R2D P<14>	R32	PCIE_RX14P	PCIE_TX14P
13	PEG R2D C N<14>	C8449 0.1uF	1	2	PEG R2D N<14>	P32	PCIE_RX14N	PCIE_TX14N
13	PEG R2D C P<15>	C8450 0.1uF	1	2	PEG R2D P<15>	P31	PCIE_RX15P	PCIE_TX15P
13	PEG R2D C N<15>	C8451 0.1uF	1	2	PEG R2D N<15>	N31	PCIE_RX15N	PCIE_TX15N
14	PEG CLK100M GPU P				AL28	PCIE_REFCLKP	PCIE_CALRP	
14	PEG CLK100M GPU N				AK28	PCIE_REFCLKN	PCIE_CALRN	
16	PEG RESET L				AG24	PERST*	PCIE_CALI	
					AF24	PERST*_MASK		
					NC AA24	PCIE_TEST		

ATI M56 PCI-E
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET	OF	
NONE	84	103	



GPU VCore Supply

GPU VCore Current Sense

Back-Bias Positive Supply

Back-Bias Negative Supply

GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

$V_{out}(low) = 0.6V * (1 + R_a / R_b)$
 $V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$
 $R_{eq} = R_b || R_c$

$V_{out}(low) = 0.59V * (1 + R_a/R_b)$
 $V_{out}(high) = 0.59V * (1 + R_a/R_{eq})$
 $R_{eq} = R_b || R_c$

$V_{out} = -10\mu A * R_a$

Pull-up voltage must be high enough to satisfy BBP FET Vgs (where Vs = 1.2V)

FDC796N max Vgs is 3.0V
 Vin must be > 4.2V

Watch FET Vgs, since Vs will be negative
 FDC796N min Vgs is 1.0V

Placement Note:
 Keep C8590, R8590,
 R8594 and R8597
 close to inductor

Page Notes

Power aliases required by this page:


- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



ATI M56 Core Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		86	103

Page Notes

Power aliases required by this page:
 - =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
 (NONE)


BOM options provided by this page:
 (NONE)




ATI M56 Frame Buffer I/F
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHEET	OF	
NONE	87	103	



Power aliases required by this page:
- =PPIV8_S0_FB_VDD
- =PPIV8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.


GDDR3 Frame Buffer A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PPIV8_S0_FB_VDD
- =PPIV8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)





GDDR3 Frame Buffer B
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_GPIOS
 - =PP2V5_PVDD
 - =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
 - =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
 - =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:
 (NONE)



ATI M56 GPIO/DVO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	91	103	

Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	93	103	

LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	
	VGA	VGA	GPU_TV_Y 73 75
	VGA	VGA	GPU_TV_C 73 75
	VGA	VGA	GPU_TV_COMP 73 75
	LVDS	LVDS	LVDS_U_CLK_P 73 74
	LVDS	LVDS	LVDS_U_CLK_N 73 74
	LVDS	LVDS	LVDS_U_DATA_P<2..0> 73 74
	LVDS	LVDS	LVDS_U_DATA_N<2..0> 73 74
	LVDS	LVDS	LVDS_L_CLK_P 73 74
	LVDS	LVDS	LVDS_L_CLK_N 73 74
	LVDS	LVDS	LVDS_L_DATA_P<2..0> 73 74
	LVDS	LVDS	LVDS_L_DATA_N<2..0> 73 74
	TMDS	TMDS	TMDS_CLK_P 73 75 76
	TMDS	TMDS	TMDS_CLK_N 73 75 76
	TMDS	TMDS	TMDS_DATA_P<5..3> 73 75 76
	TMDS	TMDS	TMDS_DATA_N<5..3> 73 75 76
	TMDS	TMDS	TMDS_DATA_P<2..0> 73 75 76
	TMDS	TMDS	TMDS_DATA_N<2..0> 73 75 76



INVERTER INTERFACE



Internal Display Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	SHT	OF	
NONE	94	103	

TMDS Filtering

Place series R's close to GPU, other parts near connector.




VGA SYNC BUFFERS




PLACE R9750 & R9751 CLOSE TO DVI CONNECTOR

DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



DVI INTERFACE




PLACE NEAR 3, 11 & 19

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
[Symbol]	TMDS	TMDS
[Symbol]	TMDS	TMDS
[Symbol]	TMDS	TMDS
[Symbol]	TMDS	TMDS
[Symbol]	TMDSCONN	TMDSCONN
[Symbol]	TMDSCONN	TMDSCONN
[Symbol]	TMDSCONN	TMDSCONN
[Symbol]	TMDSCONN	TMDSCONN


ANALOG FILTERING

PLACE CLOSE TO CONNECTOR



3V LEVEL SHIFTERS

Isolation required for DVI power switch




External Display Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
FSB_55S	FSB_COMMON	FSB ADS L
FSB_55S	FSB_COMMON	FSB BNR L
FSB_55S	FSB_COMMON	FSB BPRI L
FSB_55S	FSB_COMMON	FSB BREQ0 L
FSB_55S	FSB_COMMON	FSB DBSY L
FSB_55S	FSB_COMMON	FSB DEFER L
FSB_55S	FSB_COMMON	FSB DPWR L
FSB_55S	FSB_COMMON	FSB DRDY L
FSB_55S	FSB_COMMON	FSB HIT L
FSB_55S	FSB_COMMON	FSB HITM L
FSB_55S	FSB_COMMON	FSB LOCK L
FSB_55S	FSB_COMMON	FSB RS L<2..0>
FSB_55S	FSB_COMMON	FSB TRDY L
FSB_55S	FSB_COMMON	FSB CPURST L
FSB_55S	FSB_DATA	FSB D L<63..0>
FSB_55S	FSB_DATA	FSB DINV L<3..0>
FSB_55S	FSB_DSTR	FSB DSTBP L<3..0>
FSB_55S	FSB_DSTR	FSB DSTBN L<3..0>
FSB_55S	FSB_ADDR	FSB A L<31..3>
FSB_55S	FSB_ADDR	FSB REQ L<4..0>
FSB_55S	FSB_ADSTR	FSB ADSTB L<3..0>
CPU_55S		FSB IERR L
CPU_55S		FSB FERR L
CPU_55S		CPU PWRGD
CPU_55S		CPU INTR
CPU_55S		CPU NMI
CPU_55S		CPU A20M L
CPU_55S		CPU DPSLP L
CPU_55S		CPU IGNE L
CPU_55S		CPU INIT L
CPU_55S		CPU SMI L
CPU_55S		CPU STPCLK L
CPU_55S	CPU_2T01	CPU THERMTRIP L
CPU_55S	CPU_2T01	PM DPRSLPVR
CPU_55S	CPU_2T01	IMVP DPRSLPVR
CPU_55S	CPU_GTLREF	CPU GTLREF
CPU_55S	CPU_COMP	CPU COMP<3>
CPU_27P4S	CPU_COMP	CPU COMP<2>
CPU_55S	CPU_COMP	CPU COMP<1>
CPU_27P4S	CPU_COMP	CPU COMP<0>
CPU_55S	CPU_ITP	XDP BPM L<5..0>
CLK_FSB_100D	CPU_ITP	CPU XDP CLK P
CLK_FSB_100D	CPU_ITP	CPU XDP CLK N
CPU_55S	CPU_ITP	ITPRESET L
CPU_55S	CPU_2T01	CPU VID<6..0>
CPU_55S	CPU_2T01	CPU VID<6..0>
CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P
CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N
CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P
CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N

MEM_CLK	MEM_70D
MEM_CTRL	MEM_45S
MEM_CMD	MEM_55S
MEM_DATA	MEM_55S
MEM_DQS	MEM_85D
FB_CLK	FB_75D
FB_ADCTRL	FB_35S_TO_55S
FB_ADCTRL	FB_55S
FB_DATA	FB_40S
LVDS	LVDS_100D
TMDS	TMDS_100D
VGA	VGA_75S
PCIE	PCIE_100D
DMI	DMI_100D
SATA	SATA_100D
IDE	IDE_55S
USB2	USB2_90D
ENET	ENET_100D
FW	FW_110D
SMB	SMB_55S
SPI	SPI_55S
CLK_FSB	CLK_FSB_100D
CLK_PCIE	CLK_PCIE_100D
CLK_MED	CLK_MED_55S
CLK_SLOW	CLK_SLOW_55S

AUDIO_55S	AUDIO	SB ACZ BITCLK	21
AUDIO_55S	AUDIO	ACZ BITCLK	5 21 44
AUDIO_55S	AUDIO	SB ACZ SYNC	21
AUDIO_55S	AUDIO	ACZ SYNC	5 21 44
AUDIO_55S	AUDIO	SB ACZ_RST L	21
AUDIO_55S	AUDIO	ACZ_RST L	5 21 44
AUDIO_55S	AUDIO	ACZ_SDATAIN<0>	5 21 44
AUDIO_55S	AUDIO	SB ACZ_SDATAOUT	21
AUDIO_55S	AUDIO	ACZ_SDATAOUT	5 21 44
TMDS	TMDS	TMDS_CLK_P	73 74 75
TMDS	TMDS	TMDS_CLK_N	73 74 75
TMDS	TMDS	TMDS_DATA_P<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_N<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_P<2..0>	73 74 75
TMDS	TMDS	TMDS_DATA_N<2..0>	73 74 75
TMDSCONN	TMDSCONN	TMDS_CLK_F_P	75
TMDSCONN	TMDSCONN	TMDS_CLK_F_N	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<2..0>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<2..0>	75

M1 Net Properties
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	03
SCALE	NONE	SHT	OF
		103	103