

Mullet

M1 MLB

DVT Build - 12/02/2005

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
12		412764	ENGINEERING RELEASE	12/03/05	

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	N/A	N/A
3	3	Power Block Diagram	N/A	N/A
4	4	BOM Configuration	N/A	N/A
5	5	Functional / ICT Test	N/A	N/A
6	6	Signal Aliases	N/A	N/A
7	7	CPU 1 OF 2-FSB	M42	11/16/2005
8	8	CPU 2 OF 2-PWR/GND	M42	11/16/2005
9	9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	10	CPU MISCL-TEMP SENSOR	M42	10/07/2005
11	11	CPU ITP700FLEX DEBUG	M42	10/12/2005
12	12	NB CPU Interface	(MASTER)	(MASTER)
13	13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	14	NB Misc Interfaces	(MASTER)	(MASTER)
15	15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	16	NB Power 1	(MASTER)	(MASTER)
17	17	NB Power 2	(MASTER)	(MASTER)
18	18	NB Grounds	(MASTER)	(MASTER)
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	(MASTER)	(MASTER)
21	21	SB: 1 OF 4	M38	11/16/2005
22	22	SB: 2 OF 4	(M38)	09/08/2005
23	23	SB: 3 OF 4	M38	11/16/2005
24	24	SB: 4 OF 4	M38	11/16/2005
25	25	SB Decoupling	M42	11/16/2005
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M1 SMBus Connections	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	(MASTER)	(MASTER)
32	32	DDR2 VRef	(MASTER)	(MASTER)
33	33	CLOCKS	M42	10/12/2005
34	34	Clock Termination	(MASTER)	(MASTER)
35	37	Mobile Clocking	(MASTER)	(MASTER)
36	38	PATA Connector	(MASTER)	(MASTER)
37	41	ETHERNET CONTROLLER	M42	10/12/2005
38	42	Ethernet Connector	(MASTER)	(MASTER)
39	43	Yukon Power Control	(MASTER)	(MASTER)
40	44	FIREWIRE CONTROLLER	(M42)	08/29/2005
41	45	FireWire Port Power	(MASTER)	(MASTER)

Page	(.csa)	Contents	Sync	Date
42	46	FireWire Ports	(MASTER)	(MASTER)
43	49	Internal USB Connections	(MASTER)	(MASTER)
44	52	External USB Connector	(MASTER)	(MASTER)
45	55	Left I/O Board Connector	(MASTER)	(MASTER)
46	57	PCI-E Connections	(MASTER)	(MASTER)
47	58	SMC	M38	10/07/2005
48	59	SMC Support	(MASTER)	(MASTER)
49	60	LPC+ Debug Connector	M42	07/20/2005
50	61	Thermal Sensors	(MASTER)	(MASTER)
51	62	Current & Voltage Sensing	(MASTER)	(MASTER)
52	63	SPI BOOTROM	M42	11/16/2005
53	64	ALS Support	(MASTER)	(MASTER)
54	65	Fan Connectors	(MASTER)	(MASTER)
55	66	Sudden Motion Sensor (SMS)	(MASTER)	(MASTER)
56	67	TPM	M38	11/16/2005
57	75	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
58	76	5V / 1.5V Power Supply	(MASTER)	(MASTER)
59	77	2.5V & 1.2V Regulators	(MASTER)	(MASTER)
60	78	1.8V Supply	(MASTER)	(MASTER)
61	79	3.3V / 1.05V Power Supplies	(MASTER)	(MASTER)
62	80	3.3V G3Hot Supply & Power Control	(MASTER)	(MASTER)
63	81	Power Aliases	(MASTER)	(MASTER)
64	82	PBus-In & Battery Connectors	(MASTER)	(MASTER)
65	84	ATI M56 PCI-E	(MASTER)	(MASTER)
66	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
67	86	ATI M56 Core Power	(MASTER)	(MASTER)
68	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
69	88	GPU Straps	(MASTER)	(MASTER)
70	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
71	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
72	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
73	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
74	94	Internal Display Connectors	(MASTER)	(MASTER)
75	97	External Display Connector	(MASTER)	(MASTER)
76	98	M1 Specific Connectors	(MASTER)	(MASTER)
77	99	LVDS Interface Pull-downs	(MASTER)	(MASTER)
78	100	Revision History	N/A	N/A
79	104	M1 Net Properties	(MASTER)	(MASTER)

Schematic / PCB #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-6941	1	SCHEM, MULLET, M1	SCH	CRITICAL	
820-1881	1	PCBF, MULLET, M1	PCB	CRITICAL	PCB_THICK
920-0342	1	PCBF, MULLET_THIN, M1	PCB	CRITICAL	PCB_THIN

DRAWING
TITLE=MULLET
ABBREV=DRAWING
LAST_MODIFIED=Pr1 Dec 2 23:03:42 2005

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTR	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
 THIRD ANGLE PROJECTION		DRAWING NUMBER		051-6941	REV. 12
					SHT 1 OF 104

D
C
B
A

D
C
B
A



System Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SH1 2	OF 104



Power Block Diagram
 SYNC_MASTER=N/A SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	3	104	

"Better" BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7401	PCBA, MULLET_BTR, HY128, M1	075-0139, 075-0140, 075-0154, EEE_UNH
630-7403	PCBA, MULLET_BTR, SAM128, M1	075-0139, 075-0140, 075-0156, EEE_UNK

"Best" BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7429	PCBA, MULLET_BST, SAM128, M1	075-0139, 075-0171, 075-0156, EEE_UR8
630-7430	PCBA, MULLET_BST, HY128, M1	075-0139, 075-0171, 075-0154, EEE_UR9
630-7254	PCBA, MULLET_BST, SAM256, M1	075-0139, 075-0171, 075-0138, EEE_TYY
630-7402	PCBA, MULLET_BST, HY256, M1	075-0139, 075-0171, 075-0155, EEE_UNJ

Phantom BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
075-0139	PROJ_PTS, MULLET, M1	COMMON, M1_COMMON, M1_DEBUG, PROJ_PROTOEVTDTV
075-0140	LE_MENU, MULLET_BTR, M1	CPU_BTR, LEMENU_PROTOEVTDTV
075-0171	LE_MENU, MULLET_BST, M1	CPU_BST, LEMENU_PROTOEVTDTV
075-0156	128SAM, MULLET, M1	VRAM_128_SAMSUNG
075-0154	128HY, MULLET, M1	GPU_MEM_HYNIX, VRAM_128_HYNIX
075-0138	256SAM, MULLET, M1	GPU_MEM_256M, VRAM_256_SAMSUNG
075-0155	256HY, MULLET, M1	GPU_MEM_256M, GPU_MEM_HYNIX, VRAM_256_HYNIX

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M1_COMMON	M1_COMMON1, M1_COMMON2, M1_COMMON3
M1_COMMON1	ENETPWR_S3AC, GPU_BB_CTL, GPUTHM_A_GPU, HSTHMSNS_HAS, INVERTER_BUF
M1_COMMON2	KBDLED_HAS, LVDS_PD, MEMVREF_S3, MEMVTT_EN_PU, PCB_THICK
M1_COMMON3	RTUSB_ESD, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU, USB_G_OC_PU
M1_DEBUG	DEVELOPMENT, ITP, LPCPLUS

Phantom BOM #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
075-0138	1	256SAM, B13, MULLET, M1	BOM3	CRITICAL	075-0138
075-0139	1	PROJ_PTS, MULLET, M1	BOM1	CRITICAL	075-0139
075-0140	1	LE_MENU, MULLET_BTR, M1	BOM2	CRITICAL	075-0140
075-0154	1	128HY, MULLET, M1	BOM3	CRITICAL	075-0154
075-0155	1	256HY, MULLET, M1	BOM3	CRITICAL	075-0155
075-0156	1	128SAM, MULLET, M1	BOM3	CRITICAL	075-0156
075-0171	1	LE_MENU, MULLET_BST, M1	BOM2	CRITICAL	075-0171

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:TYY]	CRITICAL	EEE_TYY	M1, BST, SAM256
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UNH]	CRITICAL	EEE_UNH	M1, BTR, HY128
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UNJ]	CRITICAL	EEE_UNJ	M1, BST, HY256
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UNK]	CRITICAL	EEE_UNK	M1, BTR, SAM128
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UR8]	CRITICAL	EEE_UR8	M1, BST, SAM128
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:UR9]	CRITICAL	EEE_UR9	M1, BST, HY128

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX

"LeMenu Stage #1" Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0268	1	IC, FW32306, 1394A LINK, BGA, 129P	U4400	CRITICAL	LEMENU_STAGE1
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL	LEMENU_STAGE1
338S0274	1	IC, SMC, HS8/2116	U5800	CRITICAL	LEMENU_STAGE1
338S0309	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	LEMENU_STAGE1
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL	LEMENU_STAGE1
341S1812	1	IC, EFI, BOOTROM DEVELOPMENT, M1	U6301	CRITICAL	BOOTROM_DEVEL
341S1813	1	IC, EFI, BOOTROM FINAL, M1	U6301	CRITICAL	BOOTROM_FINAL
353S1235	1	IC, CPU VOLTAGE REGULATOR, IMVP, TWO PHASE	U7530	CRITICAL	LEMENU_STAGE1
359S0101	1	IC, CY28445-5, CLOCK GEN, 68PIN QFN	U3301	CRITICAL	LEMENU_STAGE1

"LeMenu Stage #2" Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	LEMENU_STAGE2

"LeMenu Stage #3" Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3267	1	IC, M1 BTR, 479 BGA	U0700	CRITICAL	CPU_BTR
337S3268	1	IC, M1 BST, 479 BGA	U0700	CRITICAL	CPU_BST
338S0269	1	IC, 945GM, SOUTHBRIDGE	U1200	CRITICAL	LEMENU_STAGE3
343S0385	1	IC, SB, 652BGA	U2100	CRITICAL	LEMENU_STAGE3

LeMenu Stage Mappings

BOM GROUP	BOM OPTIONS
LEMENU_LOCALPROTO	BOOTROM_DEVEL, LEMENU_STAGE1, LEMENU_STAGE2, LEMENU_STAGE3
LEMENU_PROTOEVTDTV	LEMENU_STAGE2, LEMENU_STAGE3
PROJ_PROTOEVTDTV	BOOTROM_DEVEL, LEMENU_STAGE1
LEMENU_PVTRAMP	LEMENU_STAGE3
PROJ_PVTRAMP	BOOTROM_FINAL, LEMENU_STAGE1, LEMENU_STAGE2

The number of parts managed as Le Menu decreases as a project progresses. The above stages and build settings are per 8/25 strategy statement.

D

D

C

C


B

B

A

A

BOM Configuration
 SYNC_MASTER=N/A SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.  **D** DRAWING NUMBER 051-6941 REV. 12
 SCALE NONE SHEET 4 OF 104

Functional Test Points

Power Supply NO_TESTs

NO_TEST	EXPOSED_VIA	
TRUE		IMVP6 RBIAS 57
TRUE		IMVP6 COMP 57
TRUE		P5VS5 RUNSS 58 62
TRUE		P1V5S0 RUNSS 58 62
TRUE		P2V5S3 MODE 59
TRUE		P2V5S3 SHDNRT 59
TRUE		P1V2S3 RT 59
TRUE		P1V2S3 RUNSS 39 59
TRUE		P1V8S3 COMP 60
TRUE		P1V8S3 FSET 60
TRUE		P3V3S5 COMP 61
TRUE		P3V3S5 FSET 61
TRUE		P1V05S0 COMP 61
TRUE		P1V05S0 FSET 61
TRUE		P3V42G3H_FB 62
TRUE		GPUVCORE COMP 66
TRUE		GPUVCORE FSET 66
TRUE		GPUBBP_ADJ 66

CPU FSB NO_TESTs

NO_TEST	EXPOSED_VIA	
TRUE		FSB_A_L<31..3> 7 12 79
TRUE		FSB_ADS_L 7 12 79
TRUE	TRUE	FSB_ADSTB_L<1..0> 7 12 79
TRUE		FSB_BNR_L 7 12 79
TRUE		FSB_BREQ0_L 7 12 79
TRUE		FSB_D_L<63..0> 7 12 79
TRUE		FSB_DBSY_L 7 12 79
TRUE	TRUE	FSB_DINV_L<3..0> 7 12 79
TRUE		FSB_DRDY_L 7 12 79
TRUE	TRUE	FSB_DSTBN_L<3..0> 7 12 79
TRUE	TRUE	FSB_DSTBP_L<3..0> 7 12 79
TRUE		FSB_HIT_L 7 12 79
TRUE		FSB_HITM_L 7 12 79
TRUE		FSB_LOCK_L 7 12 79
TRUE		FSB_REQ_L<4..0> 7 12 79

EXPOSED_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

Misc EXPOSED_VIA Nets

EXPOSED_VIA	
TRUE	DMI_N2S_P<1..0> 14 22
TRUE	DMI_N2S_N<1..0> 14 22
TRUE	SB_CLK100M_SATA_P 21 34
TRUE	SB_CLK100M_SATA_N 21 34

Fan Connectors

FUNC_TEST	
=PP5V_S0_FAN_LT	54 63
FAN_LT_PWM	54
FAN_LT_TACH	54
FAN_RT_PWM	54
FAN_RT_TACH	54

FUNC_TEST property removed since these test points are not on the proper side for Functional Test points.

Battery Digital Connector

FUNC_TEST	
TRUE	SMC_BS_ALERT_L 47 48 64
TRUE	=SMBUS_BATT_SCL 27 64
TRUE	=SMBUS_BATT_SDA 27 64
TRUE	GND_BATT 64

LPC+ Debug Connector

FUNC_TEST	
TRUE	=PP3V3_S5_LPCPLUS 49 63
TRUE	=PP5V_S0_LPCPLUS 49 63
TRUE	LPC_AD<0> 21 47 49 56
TRUE	LPC_AD<1> 21 47 49 56
TRUE	LPC_FRAME_L 21 47 49 56
TRUE	PM_CLKRUN_L 23 40 47 49 56
TRUE	BOOT_LPC_SPI_L 22 47 49
TRUE	SMC_TMS 47 48 49
TRUE	DEBUG_RST_L 26 49
TRUE	SMC_TRST_L 47 49
TRUE	SMC_TDO 47 48 49
TRUE	SMC_MD1 47 49
TRUE	SMC_TX_L 47 48 49
TRUE	FWH_INIT_L 21 48 49
TRUE	PCI_CLK_PORTB0_LPC 34 49
TRUE	LPC_AD<2> 21 47 49 56
TRUE	LPC_AD<3> 21 47 49 56
TRUE	INT_SERIRQ 23 47 49 56
TRUE	PM_SUS_STAT_L 23 47 48 49 56
TRUE	SMC_TDI 47 48 49
TRUE	SMC_TCK 47 48 49
TRUE	SMC_RST_L 47 48 49
TRUE	SMC_NMI 47 49
TRUE	SMC_RX_L 47 48 49
TRUE	SV_SET_UP 23 49

Left I/O Data Connector

FUNC_TEST	
TRUE	=PP1V5_S0_LIO 45 63
TRUE	=PPDCIN_G3H_LIO 45 63
TRUE	=PP5V_S5_LIO 45 63
TRUE	=PP3V42_G3H_LIO 45 63
TRUE	PP5V_S0_AUDIO_PWR 45
TRUE	PP5V_S0_AUDIO 45
TRUE	GND_AUDIO_PWR 45
TRUE	GND_AUDIO 45
TRUE	ACZ_SDATAIN<0> 21 45 79
TRUE	ACZ_SDATAOUT 21 45 79
TRUE	ACZ_BITCLK 21 45 79
TRUE	ACZ_RST_L 21 45 79
TRUE	EXCARD_OC_L 6 45 48
TRUE	LTUSB_OC_L 6 45
TRUE	LIO_BATT_ISENSE 45 51
TRUE	SMC_SYS_ISET 45 47
TRUE	SMC_BATT_ISET 45 47
TRUE	SMC_BATT_CHG_EN 45 47 48
TRUE	SMC_BC_ACOK 45 47 48
TRUE	SMC_ADAPTER_EN 43 45 47 48
TRUE	LIO_P3V3S0_EN_L 45 52
TRUE	LIO_DGIN_ISENSE 45 51
TRUE	LIO_P3V3S3_EN 45 62
TRUE	SMC_BATT_TRICKLE_EN_L 45 47 48
TRUE	SYS_ONEWIRE 45 47 48
TRUE	MINI_CLKREQ_L 34 45
TRUE	SMC_EXCARD_CP 45 47 48
TRUE	EXCARD_CLKREQ_L 34 45
TRUE	SMC_EXCARD_PWR_EN 45 47
TRUE	LIO_PLT_RESET_L 26 45
TRUE	ACZ_SYNC 21 45 79
TRUE	=USB2_LT_N 6 48
TRUE	=USB2_LT_P 6 48
TRUE	=USB2_EXCARD_N 6 45
TRUE	=USB2_EXCARD_P 6 45
TRUE	=PCIE_EXCARD_R2D_N 45 46
TRUE	=PCIE_EXCARD_R2D_P 45 46
TRUE	=PCIE_EXCARD_D2R_N 45 46
TRUE	=PCIE_EXCARD_D2R_P 45 46
TRUE	PCIE_CLK100M_EXCARD_P 34 45
TRUE	PCIE_CLK100M_EXCARD_N 34 45
TRUE	=PCIE_MINI_R2D_N 45 46
TRUE	=PCIE_MINI_R2D_P 45 46
TRUE	=PCIE_MINI_D2R_N 45 46
TRUE	=PCIE_MINI_D2R_P 45 46
TRUE	PCIE_CLK100M_MINI_P 34 45
TRUE	PCIE_CLK100M_MINI_N 34 45
TRUE	=SMBUS_LIO_SMC_SCL 27 45
TRUE	=SMBUS_LIO_SMC_SDA 27 45
TRUE	=SMBUS_LIO_SB_SCL 27 45
TRUE	=SMBUS_LIO_SB_SDA 27 45
TRUE	PCIE_WAKE_L 23 37 45

Left ALS Connector

FUNC_TEST	
TRUE	=PP3V3_S3_LTALS 63 76
TRUE	ALS_GAIN 6 47 76
TRUE	LTALS_OUT 63 76
TRUE	GND\g

Camera Connector

FUNC_TEST	
TRUE	=PP5V_S3_CAMERA 43 63
TRUE	=USB2_CAMERA_N 4 43
TRUE	=USB2_CAMERA_P 4 43
TRUE	=SMBUS_ATS_SDA 27 43
TRUE	=SMBUS_ATS_SCL 27 43
TRUE	GND\g

Thermal Diode Connectors

FUNC_TEST	
TRUE	HSTHMSNS_DX_P 50
TRUE	HSTHMSNS_DX_N 50
TRUE	RSESTHMSNS_D_P 50
TRUE	RSESTHMSNS_D_N 50

Other Func Test Points

FUNC_TEST	
TRUE	=PP1V05_S0_REG 51 61 63
TRUE	PM_SYSRST_L 23 26 47
TRUE	SMC_ONOFF_L 43 47 48 51

Current Sense Calibration

FUNC_TEST	
TRUE	ISENSE_CAL_EN
TRUE	=PP5V_S0_ISENSECAL
TRUE	PP1V8_S3_REG 63
TRUE	PP1V5_S0_REG 63
TRUE	PPVCORE_S0_GPU 63
TRUE	PPVCORE_S0_CPU 63
TRUE	GND\g

2 TPs per

= 8 TPs, 2 with each of above TP pairs

Left I/O Power Connector

FUNC_TEST	
TRUE	=PPBUS_G3H_LIO_CONN 63 64
TRUE	GND\g

Request for at least 10 GND test points
NOTE: 10 additional GND test points are called out separately in these notes.


Functional / ICT Test

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT	OF
		5	104




- USB Port "A" (Debug Port) = Right USB 2.0 Port
 - =USB2_RT_P == USB2_RT_P == USB_A_P
 - =USB2_RT_N == USB2_RT_N == USB_A_N
 - =RTUSB_OC_L == RTUSB_OC_L == USB_A_OC_L
- USB Port "B" = Trackpad (Geyser)
 - =USB_TRACKPAD_P == USB_TRACKPAD_P == USB_B_P
 - =USB_TRACKPAD_N == USB_TRACKPAD_N == USB_B_N
 - UNUSED_USB_B_OC_L == USB_B_OC_L
- USB Port "C" = Left USB 2.0 Port
 - =USB2_LT_P == USB2_LT_P == USB_C_P
 - =USB2_LT_N == USB2_LT_N == USB_C_N
 - LTUSB_OC_L == USB_C_OC_L
- USB Port "D" = Camera
 - =USB2_CAMERA_P == USB2_CAMERA_P == USB_D_P
 - =USB2_CAMERA_N == USB2_CAMERA_N == USB_D_N
 - UNUSED_USB_D_OC_L == USB_D_OC_L
- USB Port "E" = ExpressCard
 - =USB2_EXCARD_P == USB2_EXCARD_P == USB_E_P
 - =USB2_EXCARD_N == USB2_EXCARD_N == USB_E_N
 - EXCARD_OC_L == USB_E_OC_L
- USB Port "F" = IR Receiver
 - =USB_IR_P == USB_IR_P == USB_F_P
 - =USB_IR_N == USB_IR_N == USB_F_N
- USB Port "G" = Bluetooth (M13P)
 - =USB_BT_P == USB_BT_P == USB_G_P
 - =USB_BT_N == USB_BT_N == USB_G_N
- USB Port "H" = Reserved (PCI-E Mini Card)
 - TP_USB2_HP == USB_H_P
 - TP_USB2_HN == USB_H_N

TP_SMC_RSTGATE_L == SMC_RSTGATE_L
 ALS_GAIN == RTALS_GAIN


NC_ENET_CTRL12 == ENET_CTRL12
 NC_ENET_CTRL25 == ENET_CTRL25

Ethernet Power Management Support




NOTE: BOM options "USB_G_OC_PU" and "ENET_LOM_DISABLE" are mutually-exclusive.



Chassis connection to be made at the mounting hole northwest of the DVI connector



Chassis connection to be made at the mounting hole southwest of the USB connector




Chassis connection to be made at the mounting hole east of the LVDS connector



Signal Aliases	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	6	104	



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM
 TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB


SYNC_MASTER=M42 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	7	104	



=PPVCORE_S0_CPU (CPU CORE POWER)

=PP1V05_S0_CPU (CPU IO POWER 1.05V)

[VCCA=1.5 ONLY]
=PP1V5_S0_CPU (CPU INTERNAL PLL POWER 1.5V)

VID FOR CPU POWER SUPPLY
IF NO USE, NEED PULL-UP OR PULL-DOWN

LAYOUT NOTE:
PROVIDE A TEST POINT (WITH NO STUB) TO CONNECT A DIFFERENTIAL PROBE BETWEEN VCCSENSE AND VSSSENSE AT THE LOCATION WHERE THE TWO 54.9 OHM RESISTORS TERMINATE THE 55 OHM TRANSMISSION LINE

LAYOUT NOTE: CONNECT R0803 TO TP_VSSSENSE WITH NO STUB


LAYOUT NOTE: CPU_VCCSENSE_P/CPU_VCCSENSE_N USE ZO=27.4 OHM DIFFERENTIAL TRACE ROUTING

LAYOUT NOTE: VCCSENSE AND VSSSENSE LINES SHOULD BE OF EQUAL LENGTH


CPU 2 OF 2-PWR/GND
 SYNC_MASTER=M42 SYNC_DATE=11/16/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	8 OF		104


CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling




VCCP (CPU I/O) Decoupling



CPU VCORE VID Connections

Resistors to allow for override of CPU VID
Will probably be removed before production




CPU Decoupling & VID

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	9 OF		104



CPU MISC1-TEMP SENSOR

SYNC_MASTER=M42 SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	10 OF		104


CPU ITP700FLEX DEBUG SUPPORT



CPU ITP700FLEX DEBUG
SYNC_MASTER=MSYNC_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT	OF
		11	104



OMIT
U1200
945GM
NB
BGA
(1 OF 10)

HOST

NB CPU Interface
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	12 OF		104

LVDS Disable

Can leave all signals NC if LVDS is not implemented Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only S-Video: DACB & DACC only Component: DACA, DACB & DACC


Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail. Tie VCCD_TV DAC, VCCD_QTV DAC, VCCA_TV DACx, and VCCA_TV BG to 1.5V power rail. Tie VSSA_TV BG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie HSYNC and VSYNC to GND. Tie VCCA_CRT DAC to VCC Core rail, and tie VSSA_CRT DAC and VCC_SYNC to GND.



OMIT



U1200 945GM NB BGA (3 OF 10)

LVDS

TV

VGA

PCI-EXPRESS GRAPHICS



SDVO Alternate Function

SDVO_TVCLKIN# SDVO_INT# SDVO_FLDSTALL#

SDVO_TVCLKIN SDVO_INT SDVO_FLDSTALL


SDVOB_RED# SDVOB_GREEN# SDVOB_BLUE# SDVOB_CLKN SDVOC_RED# SDVOC_GREEN# SDVOC_BLUE# SDVOC_CLKN

SDVOB_RED SDVOB_GREEN SDVOB_BLUE SDVOB_CLKP SDVOC_RED SDVOC_GREEN SDVOC_BLUE SDVOC_CLKP


NB PEG / Video Interfaces SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SCALE (NONE), SHEET (13), OF (104), DRAWING NUMBER (051-6941), REV. (12). Includes Apple logo and APPLE COMPUTER INC.



NB Misc Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



OMIT
 U1200
 945GM
 NB
 BGA
 (4 OF 10)
 DDR SYSTEM MEMORY A

OMIT
 U1200
 945GM
 NB
 BGA
 (5 OF 10)
 DDR SYSTEM MEMORY B

NB DDR2 Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHEET 15	OF 104

NCTF balls are Not Critical To Function

These connections can break without impacting part performance.

OMIT

63 19 16 =PPVCORE S0 NB




NB Power 1

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB Power 2

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHEET 17	OF 104



NB Grounds

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART











APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHEET 18	OF 104

Power Interface


These are the power signals that leave the NB "block"

Rail Totals:

2310mA Max?	=PPVCORE_S0_NB	1500mA Max
	=PP1V05_S0_FSB_NB	10mA Max?
	=PP1V05_S0_NB_VTT	800mA Max
	=PP1V05_S0_NB_CRT	?mA Max
3674mA Max	=PP1V5_S0_NB	?mA Max
	=PP1V5_S0_NB_3G	>1500mA Max
	=PP1V5_S0_NB_3GPLL	
	=PP1V5_S0_NB_PCIE	?mA Max
	=PP1V5_S0_NB_PLL	100mA Max
	=PP1V5_S0_NB_TVDAC	24mA Max
	=PP1V5_S0_NB_VCCD_HMPLL	150mA Max
	=PP1V5_S0_NB_VCCAUX	1900mA Max
3200mA Max	=PP1V8_S3_MEM_NB	3200mA Max
132mA Max	=PP2V5_S0_NB_VCCSYN	70mA Max
	=PP2V5_S0_NB_VCC_TXLVDS	60mA Max
	=PP2V5_S0_NB_VCCA_3GBG	2mA Max
40mA Max?	=PP3V3_S0_NB	?mA Max
	=PP3V3_S0_NB_VCC_HV	40mA Max




NB (GM) Decoupling
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB Config Straps
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE		SHT	OF
NONE		20	104



NOTE:
POR IS SMC WILL PUT LAN INT'F
INTO RESET STATE TO SAVE PWR.
INTEL CONFIRMS OK TO LEAVE PINS

NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_SDIN[0:2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND INTERNAL 20K PD ENABLED WHEN LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4


SYNC_MASTER=M38 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	21	104	




SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	25	104	

RTC Battery Connector




518S0226

NOTE: R2607 and D2600 form the double-fault protection for RTC battery.




Pin	Signal	Resistor	Value
40	PCI_FRAME L	R2623	1 2 8.2K
40	PCI_IRDY L	R2624	1 2 8.2K
40	PCI_TRDY L	R2625	1 2 8.2K
40	PCI_STOP L	R2626	1 2 8.2K
40	PCI_SERR L	R2627	1 2 8.2K
40	PCI_DEVSEL L	R2628	1 2 8.2K
40	PCI_PERR L	R2630	1 2 8.2K
40	PCI_LOCK L	R2629	1 2 8.2K
22	PCI_REQ0 L	R2632	1 2 8.2K
22	PCI_REQ1 L	R2631	1 2 8.2K
22	PCI_REQ2 L	R2633	1 2 8.2K
40	PCI_REQ3 L	R2634	1 2 8.2K
22	INT_PIRQA L	R2637	1 2 8.2K
22	INT_PIROB L	R2636	1 2 8.2K
22	INT_PIROC L	R2638	1 2 8.2K
22	INT_PIROD L	R2639	1 2 8.2K
40	SB_GPIO2	R2640	1 2 8.2K
40	SB_GPIO3	R2642	1 2 8.2K
22	SB_GPIO4	R2641	1 2 8.2K

SB RTC Crystal Circuit




Is this the best part to use?




Silk: "SYS RST"

Platform Reset Connections


Unbuffered




Buffered



Initial resistor values are based on CRB, but may change after characterization.




1G00 used as small & cheap inverter



SB Misc
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	26		104



M1 SMBus Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	27	104	

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA

BOM options provided by this page:
 (NONE)



NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Upper" (thru-hole) slot



DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	29	104	

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
Ensure CS_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	30		104

8

7

6

5

4

3

2

1

Page Notes


Power aliases required by this page:

- =PP5V_S0_MEMVTT
- =PP1V8_S0_MEMVTT
- =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

DDR2 Vtt Regulator



Memory Vtt Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	31	104	




CRITICAL
Y3301
NEED TO CHECK CAP VALUE

(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?

FCTSEL	FCTSEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	0	DOT96T	DOT96C	100MT_SST100MC_SST*	SRCT0	FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0	
1	0	27M_NON_SPREAD	27M	SRCT0	SRCC0	* FOR EXT. GRAPHIC SYSTEM
1	1	OFF LOW	SRCT0	SRCC0		


CLOCKS
 SYNC_MASTER=MSYNC_DATE=10/12/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
0	0	1	1	133M
0	1	0	0	166M
0	1	1	1	200M
1	0	0	0	100M
1	0	1	1	333M
1	1	0	0	400M
1	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED



Clock Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3


2

1

D

D


TPM Crystal Circuit



C

C

SMC G3Hot Oscillator



B

B

A

A

8

7

6

5

4

3

2

1

Mobile Clocking

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	37 OF		104

IDE (ODD) Connector




- 21 SATA A R2D C P == TP SATA A R2DP MAKE_BASE=TRUE
- 21 SATA A R2D C N == TP SATA A R2DN MAKE_BASE=TRUE
- 21 SATA A D2R P == TP SATA A D2RP MAKE_BASE=TRUE
- 21 SATA A D2R N == TP SATA A D2RN MAKE_BASE=TRUE

- 21 SATA RBIAS P == SATA RBIAS MAKE_BASE=TRUE
- 21 SATA RBIAS N == SATA RBIAS MAKE_BASE=TRUE

Placement note
Place within 12.7mm
from ball of SB

PATA Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE		SHT	OF
NONE		38	104



PLACE C4100-C4106 NEAR PINS AVDLL0-AVDLL6.
SCHEME MATCHES DOC MVL100258-01 MIN_LINE_WIDTH=0.4MM
MIN_NECK_WIDTH=0.22MM
VOLTAGE=2.5V

L4100
FERR-120-OHM-1.5A
=PP2V5_S3_ENET

PLACE C4110 AND C4111 WITHIN
12 MIL OF U4101 PIN 49 AND 50

C4110
0.1UF
10%
X5R
402

C4111
0.1UF
10%
X5R
402

C4112
0.1UF
10%
X5R
402

C4113
0.1UF
10%
X5R
402

CRITICAL
ENET XTALI
Y4101
SM-3.2X2.5MM
25.0000M

C4150
27PF
5%
C0G
402

C4151
27PF
5%
C0G
402

R4130
4.7K
1%
MS-LP
2402

R4131
4.7K
1%
MS-LP
2402

PLACE RESISTORS CLOSE TO U4101

PLACE C4140 NEAR U4102 VCC

C4140
0.1UF
10%
X5R
402

PLACE C4127-C4134 NEAR PINS VDD0-VDD7 ON U4101
SCHEME MATCHES DOC MVL100258-01

PLACE C4135-C4139 NEAR VDD0_TTL0-VDD_TTL4 ON U4101
SCHEME MATCHES DOC MVL100258-01

ETHERNET CONTROLLER
SYNC_MASTER=M42 SYNC_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	41	104	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D


Page Notes

Power aliases required by this page:
 - =PP2V5_ENET
 - =GND_CHASSIS_ENET

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	42	104	

PAGE NOTES

INPUT
=PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT


PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT

PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIROD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

PAGE HISTORY

5/18/2005 - FIRST REVISION OF PAGE
6/22/2005 - BGA VERSION OF FW32306 ADDED
6/22/2005 - CHANGED PIN* TO INT_PIROD (PER ARCHITECTURAL DEFINITION)
6/22/2005 - CHANGED PIN* ID TO INT_PIROD (PER ARCHITECTURAL DEFINITION)
6/22/2005 - CHANGED INT_PIROD TO REQ3/REQ3_TPB (PER ARCHITECTURAL DEFINITION)
6/22/2005 - ADDED CLK_FWE - DOWN ON RST* AND* REMOVED CONNECTION TO PLT_RST_L
6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
6/22/2005 - REMOVED CLK_FWE - DUE TO BE USE COMPLIANT
6/22/2005 - BEING OUT PCI CONNECTION TO BE CONNECTED ON PORT PAGE
7/26/2005 - CONNECTED PIN E10 TO GND



FIREWIRE CONTROLLER

SYNC_MASTER=(M42) SYNC_DATE=08/29/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET OF. Values: D, 051-6941, 12, NONE, 44 OF 104.



APPLE COMPUTER INC.


Page Notes

Power aliases required by this page:
 - =PPBUS_S0_FWPWSW (system supply for bus power)
 - =PP3V3_S0_FWPORTPWSW


Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)

Port Power Switch



FireWire Port Current Sense



FireWire Port Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	45	104	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

Top-Case Connector



Camera Connector



Internal USB Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	49 OF		104

Left I/O Board Connector



Left I/O Board Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	55 OF		104

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



PCI-E Connections
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	57 OF		104

8

7

6

5

4

3

2


1

UNUSED PINS HAVE THE FORMAT
 THEY ARE HERE BY SOFTWARE. THEY
 CAN BE LEFT UNCONNECTED.

8		7		6		5		4		3		2		1		
23	PM LAN ENABLE	B12	P10	OMIT U5800 SMC_H8S2116 BGA (1 OF 4)				P60/KIN0*	L13	SMC PM G2 EN	62					
6	SMC RSTGATE L	C13	P11					P61/KIN1*	L14	SMC ADAPTER EN	51 45 48					
26	ALL SYS PWRGD	A15	P12					P62/KIN2*	L15	SPI ARB	22					
26	RSMRST PWRGD	B14	P13					P63/KIN3*	K12	SPI SCLK	22 52					
23	SMC SB NMI	B15	P14					P64/KIN4*	K13	SPI SI	22 52					
23	PM RSMRST L	C14	P15					P65/KIN5*	K14	SPI SO	22 52					
57	IMVP VR_ON	D12	P16					P66/IRQ6*/KIN6*	J12	SMC PROCHOT 3 3	48					
23	PM_PWRBTN L	C15	P17					P67/IRQ7*/KIN7*	J13	SMC CPU INIT 3	48					
48	SMC P20	D13	P20					P70/AN0	N12	SMC CPU ISENSE	51					
48	SMC P21	D14	P21					P71/AN1	R13	SMC CPU VSENSE	51					
48	SMC P22	D15	P22					P72/AN2	P13	SMC GPU ISENSE	51					
48	SMC P23	E12	P23					P73/AN3	R14	SMC GPU VSENSE	51					
48 49 5	SMC BATT TRICKLE EN	E14	P24					P74/AN4	P14	SMC DCIN ISENSE	51					
48 49 5	SMC BATT CHG EN	E15	P25					P75/AN5	R15	SMC PBUS VSENSE	51					
48	SMC P26	E13	P26					P76/AN6	N13	SMC BATT ISENSE	51					
48	SMC P27	F14	P27					P77/AN7	P15	SMC FWIRE ISENSE	51					
56 49 21 5	LPC AD<0>	D9	P30/LAD0					P80/PME*	C7	SMC WAKE SCI L	23					
56 49 21 5	LPC AD<1>	C9	P31/LAD1					P81/GA20	A7	SMC TPM GPIO	23					
56 49 21 5	LPC AD<2>	A9	P32/LAD2					P82/CLKRUN*	B7	PM_CLKRUN L	5 23 40 49 56					
56 49 21 5	LPC AD<3>	B9	P33/LAD3					P83/LPCPD*	D6	PM_SUS_STAT L	5 23 40 49 56					
56 49 21 5	LPC FRAME L	D8	P34/LFRAME*					P84/IRQ3*/TXD1	C6	SC TX L	48					
26	SMC LRESET L	C8	P35/LRESET*					P85/IRQ4*/RXD1	A6	SC RX L	48					
34	PCI CLK SMC	A8	P36/LCLK					P86/IRQ5*/SCL1/SCL1	B6	SMB BSB CLK	27					
56 49 23 5	INT SERIRQ	D7	P37/SERIRQ					P90/IRQ2*	K4	SMC ONOFF L	5 41 48 51					
48	SMC XDP TMS	A5	P40/TMIO					P91/IRQ1*	J2	SMC BC ACOK	5 45 48					
48	SMC SYS LED 16B	B5	P41/TMO0					P92/IRQ0*	J1	SMC BS ALERT L	5 45 64					
27	SMB_BSB_DATA	D5	P42/SDA1					P93/IRQ12*	J3	PM_SLP_S3 L	23 41 62					
48	SMC TPM PP	C3	P43/TM11/EXSCK1					P94/IRQ13*	J4	PM_SLP_S4 L	23 39 62					
48	SMC XDP TRST L	B1	P44/TM01					P95/IRQ14*	H2	PM_SLP_S5 L	23 48					
48	SMC XDP TCK	C2	P45					P96/EXCL	H1	SMC_SUS_CLK	15					
48	SMC SYS LED	D3	P46/PWX0/PWM0					P97/IRQ15*/SDA0	G2	SMB_0_S0_DATA	27					
53	SMC SYS KBDLED	C1	P47/PWX1/PWM1													
48 49 5	SMC TX L	G1	P50													
48 49 5	SMC RX L	G4	P51													
27	SMB_0_S0_CLK	F2	P52/SCL0													

8		7		6		5		4		3		2		1	
OMIT															
U5800															
SMC_H8S2116															
BGA															
(2 OF 4)															
21	SMC RCIN L	R3	PA0/KIN8*/PA2CC	PR0	M3	SMC CASE OPEN	48								
49 22 5	BOOT LPC SPI L	P3	PA1/KIN9*/PA2BD	PR1*/ETCK	M2	SMC TCK	5 48 49								
26 23 5	PM_SYSRST L	R2	PA2/KIN10*/PS2AC	PR2*/ETDI	M1	SMC TDI	5 48 49								
56 48	SMC TPM RESET L	N3	PA3/KIN11*/PS2AD	PR3*/ETDO	L4	SMC TDO	5 48 49								
48 14	PM_EXTS L	R1	PA4/KIN12*/PS2BC	PR4*/ETMS	L2	SMC TMS	5 48 49								
21	PM_THRM L	N2	PA5/KIN13*/PS2BD	PF0/IRQ8*/PWM2	M7	SMC PF0	48								
48 45	SYS_ONEWIRE	M4	PA6/KIN14*/PS2CC	PF1/IRQ9*/PWM3	P6	SMC PF1	48								
23	PM_BATLOW L	N1	PA7/KIN15*/PS2CD	PF2/IRQ10*/TMOY	R6	SMC LID	43 48								
23	SMC_EXTSMI L	B10	PB0/LSMI*	PF3/IRQ11*/TMOX	N6	SMC CPU RESET 3	48								
23	SMC_RUNTIME SCI L	A10	PB1/LSCI	PF4/PWM4	M6	SMC BATT ISET	5 45								
36	SMC_ODD_DETECT	D10	PB2	PF5/PWM5	R5	SMC BATT VSET	48								
51	ISENSE_CAL_EN	A11	PB3	PF6/PWM6	P5	SMC SYS ISET	5 45								
48 45	SMC_EXCARD_CP	B11	PB4	PF7/PWM7	N5	SMC SYS VSET	48								
45 5	SMC_EXCARD_PWR_EN	C11	PB5	PG0/EXIRQ8*/TMIX	P9	SPI_CE L	22 52								
48	SMC_EXCARD_OC L	A12	PB6	PG1/EXIRQ9*/TM1Y	R9	SMC_XDP_TCK_3_3	48								
48	SMC_XDP_TDO_3_3	D11	PB7	PG2/EXIRQ10*/SDA2	N9	SMB_BSA_DATA	27								
54	SMC_FAN_0_CTL	G14	PC0/TIOCA0/WUE8*	PG3/EXIRQ11*/SCL2	P8	SMB_BSA_CLK	27								
54	SMC_FAN_1_CTL	G15	PC1/TIOCB0/WUE9*	PG4/EXIRQ12*/EXSDAA	R8	SMB_A_S3_DATA	27								
54	SMC_FAN_2_CTL	G13	PC2/TIOCC0/TCLKA/WUE10*	PG5/EXIRQ13*/EXSCLA	M8	SMB_A_S3_CLK	27								
54	SMC_FAN_3_CTL	G12	PC3/TIOCD0/TCLKB/WUE11*	PG6/EXIRQ14*/EXSDAB	P7	SMB_B_S0_DATA	27								
54	SMC_FAN_0_TACH	H14	PC4/TIOCA1/WUE12*	PG7/EXIRQ15*/EXSCLB	R7	SMB_B_S0_CLK	27								
54	SMC_FAN_1_TACH	H15	PC5/TIOCB1/TCLKC/WUE13*	PH0/EXIRQ6*	E1	SMC PROCHOT	48								
48	SMC_FAN_2_TACH	H13	PC6/TIOCA2/WUE14*	PH1/EXIRQ7*	F3	SMC THRMTRIP	48								
48	SMC_FAN_3_TACH	H12	PC7/TIOCB2/TCLKD/WUE15*	PH2/FWE	K2	SMC FWE	48								
55	SMS_X_AXIS	M11	PD0/AN8	PH3/EXEXCL	C4	ALS_GAIN	5 6 76								
55	SMS_Y_AXIS	P11	PD1/AN9												
55	SMS_Z_AXIS	R11	PD2/AN10												
48	SMC_ANALOG_ID	N11	PD3/AN11												
48	SMC_NB_ISENSE	P10	PD4/AN12												
48	SMC_MEM_ISENSE	R10	PD5/AN13												
53	ALS_LEFT	N10	PD6/AN14												
53	ALS_RIGHT	M10	PD7/AN15												

8		7		6		5		4		3		2		1	
OMIT															
U5800															
SMC_H8S2116															
BGA															
(4 OF 4)															
G3	NC0	NC12	E15												
H3	NC1	NC13	A14												
K3	NC2	NC14	C12												
L3	NC3	NC15	C10												
N4	NC4	NC16	C5												
M5	NC5	NC17	A3												
N7	NC6	NC18	B8												
M12	NC7	NC19	E4												
M13	NC8	NC20	H4												
L12	NC9	NC21	M9												
K15	NC10	NC22	N8												
J14	NC11														



SMC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	58	104	

SMC Reset Button / Brownout Detect




Silk: "SMC RST"

SMC Crystal Circuit




Debug Power Button

Silk: "PWR BTN"




SMC AVREF Supply




- SMC CPU INIT 3 3 L == FWH_INIT L
- SMC_NB_ISENSE == SMC_P1V05S0_ISENSE
- SMC_MEM_ISENSE == SMC_P1V8S3_ISENSE
- PM_EXTTTS L == DIMM_OVERTEMP L
- SMC_SYS_LED == TP_SMC_SYS_LED
- SMC_ANALOG_ID == TP_SMC_ANALOG_ID
- SMC_BATT_VSET == TP_SMC_BATT_VSET
- SMC_SYS_VSET == TP_SMC_SYS_VSET
- SMC_FAN_2_CTL == TP_SMC_FAN_2_CTL
- SMC_FAN_2_TACH == TP_SMC_FAN_2_TACH
- SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- SMC_XDP_TCK == TP_SMC_XDP_TCK
- SMC_XDP_TDO L == TP_SMC_XDP_TDO L
- SMC_XDP_TMS == TP_SMC_XDP_TMS
- SMC_XDP_TRST L == TP_SMC_XDP_TRST L
- SMC_P20 == TP_SMC_P20
- SMC_P21 == TP_SMC_P21
- SMC_P22 == TP_SMC_P22
- SMC_P23 == TP_SMC_P23
- SMC_P26 == TP_SMC_P26
- SMC_P27 == TP_SMC_P27
- SMC_PF0 == TP_SMC_PF0
- SMC_FF1 == TP_SMC_FF1

SMC 1.05V to 3.3V Level Shifting




SMC 3.3V to 1.05V Level Shifting




- SMC_TPM_GPIO1 == TP_SMC_TPM_GPIO1
- SMC_TPM_GPIO2 == TP_SMC_TPM_GPIO2
- SMC_TPM_PP == TP_SMC_TPM_PP
- SC_RX_L == TP_SMC_RX_L
- SC_TX_L == TP_SMC_TX_L
- SMC_EXCARD_OC_L == TP_SMC_EXCARD_OC_L

SMC PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation




System (Sleep) LED Circuit



- PP3V3_S5_SMC == PP3V3_S5_SMC
- PP3V3_S3_TPM == PP3V3_S3_TPM
- PP3V3_S3_SMS == PP3V3_S3_SMS
- SMS_INT L == R5930
- SMC_TPM_RESET L == R5931
- SMC_ONOFF L == R5932
- SMC_LID == R5933
- SMC_FWE == R5934
- SMC_TX L == R5935
- SMC_RX L == R5936
- SYS_ONEWIRE == R5937
- SMC_BS_ALERT L == R5938
- SMC_TMS == R5939
- SMC_TDO == R5940
- SMC_TDI == R5941
- SMC_TCK == R5942
- SMC_CPU_RESET 3 3 L == R5980
- SMC_XDP_TCK 3 3 == R5981
- SMC_XDP_TDO 3 3 == R5982
- SMC_BATT_TRICKLE_EN L == R5943
- SMC_BATT_CHG_EN == R5944
- SMC_ADAPTER_EN == R5945
- SMC_CASE_OPEN == R5946
- SMC_BC_ACOK == R5947
- SMC_EXCARD_CP == R5948
- PM_SUS_STAT L == R5983
- PM_SLP_S5 L == R5984

SMC Support
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



LPC+ Debug Connector

SYNC_MASTER=M42 SYNC_DATE=07/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHEET 60	OF 104

GPU / Heat Pipe Thermal Sensor




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,0,1/16W,0402	C6120		HSTHMSNS_NOT

Right-Side/Fin Stack Thermal Sensor



CPU Back-Up Thermal Diode



Thermal Sensors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	61		104


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




FireWire Current Sense Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.8V S3 (Memory) Current Sense Filter




1.05V S0 (NB) Current Sense Filter



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits




Current & Voltage Sensing

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	62	104	



R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)
 R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

SPI BOOTROM
 SYNC_MASTER=MSYNC_DATE=11/16/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE		SHT	OF
NONE		63	104


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	64	104	



Fan Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHEET 65	OF 104



Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:




M1 placement: Bottom-side

Sudden Motion Sensor (SMS)
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	66 OF		104



LAYOUT NOTE:
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

TPM

SYNC_MASTER=M38 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	67 OF		104




PP5V S5 REG
 Vout = 4.98V
 8A max output
 (L7620 limit)

PP1V5 S0 REG
 Vout = 1.49V
 8A max output
 (L7660 & Q7660 limit)


$$V_{out} = 0.8V * (1 + R_a / R_b)$$

Connect to RUNSS pins to control outputs.
 If unconnected, powers up with VIN.
 NOTE: Be aware of pull-ups to VIN on these signals.

5V S3 FET




5V S0 FET




5V / 1.5V Power Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	76	104	


2.5V S3 Regulator




2.5V S0 FET



1.2V S3 Regulator



1.2V S0 FET




2.5V & 1.2V Regulators

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	77	104	




1.8V S3 Current Sense

Placement Note:
Keep C7890, R7890,
R7894 and R7897
close to inductor

$$V_{out} = 0.6V * (1 + R_a / R_b)$$

1.8V S0 FET



1.8V Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHEETS 78	OF 104

D

C

B

A

D

C


B

A

3.3V S0 FET


3.3V S5 Regulator

3.3V S3 FET



1.05V Current Sense

1.05V S0 Regulator




3.3V / 1.05V Power Supplies
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT	OF
		79	104


Power Control Signals



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




Unused PGOOD Signals

58 =P5VP1V5_PGOOD	=TP_P5V_P1V5_PGOOD
60 =P1V8S3_PGOOD	=TP_P1V8S3_PGOOD
	MAKE_BASE=TRUE
	MAKE_BASE=TRUE

Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



3.3V G3Hot Supply & Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	80	104	

8

7

6

5

4

3


2

1

D

D


Left I/O Power Connector



C

C

Battery Connector (Digital Signals)



B

B

A

A

PBus-In & Battery Connectors
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT OF		
NONE	82 OF		104

8

7

6


5

4

3

2

1



D

C

B

A

D

C

B

A

8 7 6 5 4 3 2 1

OMIT
U8400
M56P
BGA
(1 OF 7)

PCI EXPRESS BUS INTERFACE

13	PEG R2D C P<0>	C8420	0.1uF	1	2	PEG R2D P<0>	AW31	PCIE_RX0P	PCIE_TX0P	AK27	PEG D2R C P<0>	C8455	0.1uF	1	2	PEG D2R P<0>	AW31	10% 16V X5R 402
13	PEG R2D C N<0>	C8421	0.1uF	1	2	PEG R2D N<0>	AH31	PCIE_RX0N	PCIE_TX0N	AK27	PEG D2R C N<0>	C8456	0.1uF	1	2	PEG D2R N<0>	AH31	10% 16V X5R 402
13	PEG R2D C P<1>	C8422	0.1uF	1	2	PEG R2D P<1>	AH30	PCIE_RX1P	PCIE_TX1P	AK25	PEG D2R C P<1>	C8457	0.1uF	1	2	PEG D2R P<1>	AH30	10% 16V X5R 402
13	PEG R2D C N<1>	C8423	0.1uF	1	2	PEG R2D N<1>	AG30	PCIE_RX1N	PCIE_TX1N	AH25	PEG D2R C N<1>	C8458	0.1uF	1	2	PEG D2R N<1>	AG30	10% 16V X5R 402
13	PEG R2D C P<2>	C8424	0.1uF	1	2	PEG R2D P<2>	AG32	PCIE_RX2P	PCIE_TX2P	AH28	PEG D2R C P<2>	C8459	0.1uF	1	2	PEG D2R P<2>	AG32	10% 16V X5R 402
13	PEG R2D C N<2>	C8425	0.1uF	1	2	PEG R2D N<2>	AF32	PCIE_RX2N	PCIE_TX2N	AG28	PEG D2R C N<2>	C8460	0.1uF	1	2	PEG D2R N<2>	AF32	10% 16V X5R 402
13	PEG R2D C P<3>	C8426	0.1uF	1	2	PEG R2D P<3>	AE31	PCIE_RX3P	PCIE_TX3P	AG27	PEG D2R C P<3>	C8461	0.1uF	1	2	PEG D2R P<3>	AE31	10% 16V X5R 402
13	PEG R2D C N<3>	C8427	0.1uF	1	2	PEG R2D N<3>	AE31	PCIE_RX3N	PCIE_TX3N	AE27	PEG D2R C N<3>	C8462	0.1uF	1	2	PEG D2R N<3>	AE27	10% 16V X5R 402
13	PEG R2D C P<4>	C8428	0.1uF	1	2	PEG R2D P<4>	AE30	PCIE_RX4P	PCIE_TX4P	AE25	PEG D2R C P<4>	C8463	0.1uF	1	2	PEG D2R P<4>	AE25	10% 16V X5R 402
13	PEG R2D C N<4>	C8429	0.1uF	1	2	PEG R2D N<4>	AD30	PCIE_RX4N	PCIE_TX4N	AE25	PEG D2R C N<4>	C8464	0.1uF	1	2	PEG D2R N<4>	AD30	10% 16V X5R 402
13	PEG R2D C P<5>	C8430	0.1uF	1	2	PEG R2D P<5>	AD32	PCIE_RX5P	PCIE_TX5P	AE28	PEG D2R C P<5>	C8465	0.1uF	1	2	PEG D2R P<5>	AD32	10% 16V X5R 402
13	PEG R2D C N<5>	C8431	0.1uF	1	2	PEG R2D N<5>	AC32	PCIE_RX5N	PCIE_TX5N	AD28	PEG D2R C N<5>	C8466	0.1uF	1	2	PEG D2R N<5>	AC32	10% 16V X5R 402
13	PEG R2D C P<6>	C8432	0.1uF	1	2	PEG R2D P<6>	AC31	PCIE_RX6P	PCIE_TX6P	AD27	PEG D2R C P<6>	C8467	0.1uF	1	2	PEG D2R P<6>	AC31	10% 16V X5R 402
13	PEG R2D C N<6>	C8433	0.1uF	1	2	PEG R2D N<6>	AB31	PCIE_RX6N	PCIE_TX6N	AC27	PEG D2R C N<6>	C8468	0.1uF	1	2	PEG D2R N<6>	AB31	10% 16V X5R 402
13	PEG R2D C P<7>	C8434	0.1uF	1	2	PEG R2D P<7>	AB30	PCIE_RX7P	PCIE_TX7P	AC25	PEG D2R C P<7>	C8469	0.1uF	1	2	PEG D2R P<7>	AB30	10% 16V X5R 402
13	PEG R2D C N<7>	C8435	0.1uF	1	2	PEG R2D N<7>	AA30	PCIE_RX7N	PCIE_TX7N	AB25	PEG D2R C N<7>	C8470	0.1uF	1	2	PEG D2R N<7>	AA30	10% 16V X5R 402
13	PEG R2D C P<8>	C8436	0.1uF	1	2	PEG R2D P<8>	AA32	PCIE_RX8P	PCIE_TX8P	AB28	PEG D2R C P<8>	C8471	0.1uF	1	2	PEG D2R P<8>	AA32	10% 16V X5R 402
13	PEG R2D C N<8>	C8437	0.1uF	1	2	PEG R2D N<8>	Y32	PCIE_RX8N	PCIE_TX8N	AA28	PEG D2R C N<8>	C8472	0.1uF	1	2	PEG D2R N<8>	Y32	10% 16V X5R 402
13	PEG R2D C P<9>	C8438	0.1uF	1	2	PEG R2D P<9>	Y31	PCIE_RX9P	PCIE_TX9P	AA27	PEG D2R C P<9>	C8473	0.1uF	1	2	PEG D2R P<9>	Y31	10% 16V X5R 402
13	PEG R2D C N<9>	C8439	0.1uF	1	2	PEG R2D N<9>	W31	PCIE_RX9N	PCIE_TX9N	Y27	PEG D2R C N<9>	C8474	0.1uF	1	2	PEG D2R N<9>	W31	10% 16V X5R 402
13	PEG R2D C P<10>	C8440	0.1uF	1	2	PEG R2D P<10>	W30	PCIE_RX10P	PCIE_TX10P	Y25	PEG D2R C P<10>	C8475	0.1uF	1	2	PEG D2R P<10>	W30	10% 16V X5R 402
13	PEG R2D C N<10>	C8441	0.1uF	1	2	PEG R2D N<10>	V30	PCIE_RX10N	PCIE_TX10N	W25	PEG D2R C N<10>	C8476	0.1uF	1	2	PEG D2R N<10>	V30	10% 16V X5R 402
13	PEG R2D C P<11>	C8442	0.1uF	1	2	PEG R2D P<11>	V32	PCIE_RX11P	PCIE_TX11P	W28	PEG D2R C P<11>	C8477	0.1uF	1	2	PEG D2R P<11>	V32	10% 16V X5R 402
13	PEG R2D C N<11>	C8443	0.1uF	1	2	PEG R2D N<11>	U32	PCIE_RX11N	PCIE_TX11N	V28	PEG D2R C N<11>	C8478	0.1uF	1	2	PEG D2R N<11>	U32	10% 16V X5R 402
13	PEG R2D C P<12>	C8444	0.1uF	1	2	PEG R2D P<12>	U31	PCIE_RX12P	PCIE_TX12P	V27	PEG D2R C P<12>	C8479	0.1uF	1	2	PEG D2R P<12>	U31	10% 16V X5R 402
13	PEG R2D C N<12>	C8445	0.1uF	1	2	PEG R2D N<12>	T31	PCIE_RX12N	PCIE_TX12N	U27	PEG D2R C N<12>	C8480	0.1uF	1	2	PEG D2R N<12>	T31	10% 16V X5R 402
13	PEG R2D C P<13>	C8446	0.1uF	1	2	PEG R2D P<13>	T30	PCIE_RX13P	PCIE_TX13P	U25	PEG D2R C P<13>	C8481	0.1uF	1	2	PEG D2R P<13>	T30	10% 16V X5R 402
13	PEG R2D C N<13>	C8447	0.1uF	1	2	PEG R2D N<13>	R30	PCIE_RX13N	PCIE_TX13N	T25	PEG D2R C N<13>	C8482	0.1uF	1	2	PEG D2R N<13>	R30	10% 16V X5R 402
13	PEG R2D C P<14>	C8448	0.1uF	1	2	PEG R2D P<14>	R32	PCIE_RX14P	PCIE_TX14P	T28	PEG D2R C P<14>	C8483	0.1uF	1	2	PEG D2R P<14>	R32	10% 16V X5R 402
13	PEG R2D C N<14>	C8449	0.1uF	1	2	PEG R2D N<14>	P32	PCIE_RX14N	PCIE_TX14N	R28	PEG D2R C N<14>	C8484	0.1uF	1	2	PEG D2R N<14>	P32	10% 16V X5R 402
13	PEG R2D C P<15>	C8450	0.1uF	1	2	PEG R2D P<15>	P31	PCIE_RX15P	PCIE_TX15P	R27	PEG D2R C P<15>	C8485	0.1uF	1	2	PEG D2R P<15>	P31	10% 16V X5R 402
13	PEG R2D C N<15>	C8451	0.1uF	1	2	PEG R2D N<15>	N31	PCIE_RX15N	PCIE_TX15N	R27	PEG D2R C N<15>	C8486	0.1uF	1	2	PEG D2R N<15>	N31	10% 16V X5R 402

PP1V2_S0_PCIE_GPU_VDDR
PP1V2_S0_PCIE_GPU_PVDD

L8400
200-OHM-EMI
0402

C8402 1uF
C8401 1uF
C8400 22uF
C8407 1uF
C8406 1uF
C8405 22uF
C8413 1uF
C8412 1uF
C8411 1uF
C8410 22uF

R8495 2.0K
R8497 1.47K
R8496 562


ATI M56 PCI-E
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
DRAWING NUMBER 051-6941
SCALE NONE
SHEET 84 OF 104
REV. 12

8 7 6 5 4 3 2 1

GPU VCore Current Sense

GPU VCore Supply



Placement Note:
Keep C8590, R8590,
R8594 and R8597
close to inductor

B24: Vout = 1.10V / 0.95V
B13: Vout = 1.08V / 1.00V
17A max output
(Q8520 limit)


Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP voltage.
NOTE: BBP tracks VDDC based on GPU voltage GPIO.

$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$

$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$



$$V_{out}(low) = 0.59V * (1 + R_a/R_b)$$


$$V_{out}(high) = 0.59V * (1 + R_a/R_{eq})$$

$$R_{eq} = R_b || R_c$$

For proper M56 power sequence, this pull-up must be powered before VCore
Pull-up voltage must be high enough to satisfy BBP FET Vgs (where Vs = 1.2V)
SI3446DV max Vgs is 1.6V
Vin must be > 2.8V

Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.5V when active. When inactive, provides VSS to BBN pins.



$$V_{out} = -V_{in} * R_b / R_a$$

Recommended values:
Ra = Vin / 50 uA
Rb = -Vout / 50 uA

GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHEET	OF	
NONE	85	104	

Page Notes

Power aliases required by this page:


- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



ATI M56 Core Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	NONE	SHT	OF
		86	104

Page Notes

Power aliases required by this page:
- =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)




ATI M56 Frame Buffer I/F

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHEET	OF	
NONE	87	104	



ROMCFGID[3..0]
 0000 = 128MB
 0010 = 256MB
 0100 = 64MB
 0110 = Reserved

GPU GPIO	Signal	Component	Value	Notes
GPU GPIO 0	IPD	R8800	10K	
GPU GPIO 1	IPD	R8802	10K	
GPU GPIO 2	VDD_VCL	R8804	10K	
GPU GPIO 3	TESTIN[3]	R8806	10K	
GPU GPIO 4	IPD	R8808	10K	
GPU GPIO 5	TESTIN[5]	R8810	10K	
GPU GPIO 6	TESTIN[6]	R8812	10K	
GPU GPIO 7	ENA_BL	R8814	10K	
GPU GPIO 8	ROMSO	R8816	10K	
GPU GPIO 9	IPD	R8818	10K	
GPU GPIO 10	ROMSCK	R8820	10K	
GPU GPIO 11	IPD	R8822	10K	
GPU GPIO 12	IPD	R8824	10K	
GPU GPIO 13	IPD	R8826	10K	
GPU GPIO 14	TESTIN[8]	R8828	10K	
GPU GPIO 15	PWRCNTL	R8830	10K	
GPU GPIO 16	SS_IN	R8832	10K	
GPU GPIO 17	Thm Mon Int	R8834	10K	
GPU GPIO 18	NC GPU GPIO 18			MAKE_BASE=TRUE
GPU GPIO 19	NC GPU GPIO 19			MAKE_BASE=TRUE
GPU GPIO 20	NC GPU GPIO 20			MAKE_BASE=TRUE
GPU GPIO 21	NC GPU GPIO 21			MAKE_BASE=TRUE
GPU GPIO 22	NC GPU GPIO 22			MAKE_BASE=TRUE
GPU GPIO 23	NC GPU GPIO 23			MAKE_BASE=TRUE
GPU GPIO 24	GPU MEM 256M			MAKE_BASE=TRUE
GPU GPIO 25	NC GPU GPIO 25			MAKE_BASE=TRUE
GPU GPIO 26	NC GPU GPIO 26			MAKE_BASE=TRUE
GPU GPIO 27	GPU MEMID			MAKE_BASE=TRUE
GPU GPIO 28	NC GPU GPIO 28			MAKE_BASE=TRUE
GPU GPIO 29	NC GPU GPIO 29			MAKE_BASE=TRUE
GPU GPIO 30	NC GPU GPIO 30			MAKE_BASE=TRUE
GPU GPIO 31	NC GPU GPIO 31			MAKE_BASE=TRUE
GPU GPIO 32	NC GPU GPIO 32			MAKE_BASE=TRUE
GPU GPIO 33	NC GPU GPIO 33			MAKE_BASE=TRUE
GPU GPIO 34	NC GPU GPIO 34			MAKE_BASE=TRUE

Renamed signals

GPU CLK27M == GPU XTALIN


Unused signals

NC GPU XTALOUT	GPU XTALOUT
NC ATI ROMCS L	TP ATI ROMCS L
NC FB A MA12	TP FB A MA12
NC FB B MA12	TP FB B MA12
NC GPU GENERICA	GPU GENERICA
NC GPU GENERICB	GPU GENERICB
NC GPU GENERICC	GPU GENERICC
NC GPU VGA R	GPU VGA R
NC GPU VGA G	GPU VGA G
NC GPU VGA B	GPU VGA B
TP GPU VGA HSYNC	GPU VGA HSYNC
TP GPU VGA VSYNC	GPU VGA VSYNC
NC GPU TV Y	GPU TV Y
NC GPU TV C	GPU TV C
NC GPU TV COMP	GPU TV COMP
NC LVDS U DATAP<3>	LVDS U DATA P<3>
NC LVDS U DATAN<3>	LVDS U DATA N<3>
NC LVDS L DATAP<3>	LVDS L DATA P<3>
NC LVDS L DATAN<3>	LVDS L DATA N<3>
NC ATI DVPCLK	ATI DVPCLK
NC ATI DVPCNTL<2..0>	ATI DVPCNTL<2..0>
NC ATI DVPPDATA<15..0>	ATI DVPPDATA<15..0>

Required for debug access

TP ATI DVPPDATA<23..16> == ATI DVPPDATA<23..16>

Also required: GPIO10 - GPIO13



GPU Straps

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PPIV8_S0_FB_VDD
- =PPIV8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.

GDDR3 Frame Buffer A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6941	12
SCALE	SHEET	OF
NONE	89	104



APPLE COMPUTER INC.

Power aliases required by this page:
- =PPIV8_S0_FB_VDD
- =PPIV8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)




GDDR3 Frame Buffer B
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_GPIOS
 - =PP2V5_PVDD
 - =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
 - =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
 - =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:
 (NONE)



ATI M56 GPIO/DVO/Misc
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	91	104	

Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6941	12
SCALE		SHT	OF
NONE		93	104

LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	73 75
	VGA	VGA	GPU_G2	73 75
	VGA	VGA	GPU_B2	73 75
	LVDS	LVDS	LVDS_U_CLK_P	73 74 77
	LVDS	LVDS	LVDS_U_CLK_N	73 74 77
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	73 74 77
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	73 74 77
	LVDS	LVDS	LVDS_L_CLK_P	73 74 77
	LVDS	LVDS	LVDS_L_CLK_N	73 74 77
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	73 74 77
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	73 74 77
	TMDS	TMDS	TMDS_CLK_P	73 75 79
	TMDS	TMDS	TMDS_CLK_N	73 75 79
	TMDS	TMDS	TMDS_DATA_P<5..3>	73 75 79
	TMDS	TMDS	TMDS_DATA_N<5..3>	73 75 79
	TMDS	TMDS	TMDS_DATA_P<2..0>	73 75 79
	TMDS	TMDS	TMDS_DATA_N<2..0>	73 75 79



INVERTER INTERFACE



Internal Display Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHEET OF		
NONE	94 OF 104		

TMDS Filtering

Place series R's and common-mode filtering close to GPU, common mode chokes near connector.




VGA SYNC BUFFERS



ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PART	VALUE
	SPACING	PHYSICAL		
	TMDS	TMDS	TMDS_CLK_R_P	75
	TMDS	TMDS	TMDS_CLK_R_N	75
	TMDS	TMDS	TMDS_DATA_R_P<5..0>	75
	TMDS	TMDS	TMDS_DATA_R_N<5..0>	75
	TMDSCONN	TMDSCONN	TMDS_CLK_F_P	75 79
	TMDSCONN	TMDSCONN	TMDS_CLK_F_N	75 79
	TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..0>	75 79
	TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..0>	75 79

ANALOG FILTERING


PLACE CLOSE TO CONNECTOR



DVI INTERFACE


DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



Isolation required for DVI power switch

3V LEVEL SHIFTERS



External Display Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3


2

1

D

D


Left ALS Connector



C

C

Bluetooth (M13P) & SATA HDD Flex Connector



B

B

A

A

8

7

6

5

4

3

2

1

M1 Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	98	104	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.



LVDS Interface Pull-downs

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6941	REV. 12
	SCALE NONE	SHT 99	OF 104

8

7

6

5

4

3

2

1

8	7	6	5	4	3	2	1
Date - Radar # - Description		Date - Radar # - Description		Date - Radar # - Description			
DMS Release #03000 (RFA #394758)		DMS Checkin #07001		DMS Checkin #11002			
2005/08/11 - 4214109 - Changed J4931 to proper 518S0342 part.		2005/09/28 - 4221965 - Added 2.2uF caps on SO-DIMM VREF pins.		2005/11/21 - 4351196 - Added 1K pull-down on IDE_RESET_L.			
2005/08/12 - 4231030 - Changed pinout of J4960, added placement notes.		2005/09/28 - 4278828 - Adjusted P5VS5_PGOOD R's, added cap on PM_RSMRST_L.		(11.5.0) 2005/11/21 - 4343202 - Changed RC value and net name for USB OC.			
Changes from Proto Branch (DMS Release #04000):		2005/09/29 - 4232826 - Swapped Vtt RPAK functions to free up unnecessary part.		2005/11/22 - 4350840 - Swapped TMD5 termination components for placement.			
2005/08/27 - 4230219 - Changed Y3301 to non-obsolete part.		2005/09/30 - 4261313 - Added placeholder connector for IR FFC connector.		(11.6.0) 2005/11/22 - 4352020 - Changed 2.5V S3 supply inductor & compensation values.			
2005/08/27 - 4235208 - Changed value of R7707 to fix 2.5V S3 supply.		2005/09/30 - 4282162 - Changed GPU BBN supply to MAX1673.		(11.7.0) 2005/11/28 - 4347845 - Added pull-down resistors on LVDS interface.			
2005/08/27 - 4235213 - Changed R8305, R8310, R8315 to slow down FET RCs.		2005/09/30 - 4248911 - Sync with M38 & M42.		2005/11/30 - 4227340 - Removed CPU VCore current sense input RC.			
2005/08/27 - 4235401 - Moved a few pins at LIO BTB connector.		2005/09/30 - 4282349 - Added CRITICAL flags to parts identified in scrub.		2005/11/30 - 4343670 - Added CRITICAL flags to some more parts.			
2005/08/27 - 4227325 - Removed S0 option for camera, now S3-only.		2005/09/30 - 4274915 - C1001 stuffing change from Proto 2 MLB branch.		2005/11/30 - 4343864 - Added EMI/ESD parts at camera connector.			
2005/08/27 - 4227369 - Removed SMC options for display/backlight, now GPU-only.		DMS Checkin #07002		2005/11/30 - 4351181 - Changed ITP connector BOM option.			
2005/08/27 - 4225433 - Changed PBUS voltage sense circuit.		2005/10/04 - 4256409 - Changed fan CTL series R's to 2N7002 level-shifter.		(11.8.0) 2005/11/30 - 4358831 - Added pull-downs on two SB-to-SMC signals.			
2005/08/28 - 4217535 - Added Left ALS FFC connector.		2005/10/04 - 4261313 - Deleted placeholder connector, grew HDD connector for IR.		2005/12/01 - 4362404 - Changed TMD5 diff term from 100-ohm to 180-ohm.			
2005/08/28 - 4232563 - Changed analog video from Y/C/Comp to G2/R2/B2.		2005/10/04 - 4281394 - BOM option change to stuff right USB ESD protection part.		2005/12/01 - 4352020 - Changed 2.5V supply inductor to RoHS-compliant part.			
2005/08/28 - 4235203 - Changed BOM settings to stuff R2251.		2005/10/06 - 4227330 - Added ESD protection on top-case USB port.		2005/12/01 - 4227340 - Changed supply for 1.8V S3 current sense amp.			
2005/08/28 - 4217524 - Added LEFT ALS connector (J6430).		2005/10/07 - 4286888 - BOM restructuring per EVT build plan.		2005/12/01 - 4362566 - Restructured BOM for thick/thin PCB versions.			
2005/08/28 - 4217535 - OMITs and tables to change 4-pin WTB connector parts.		2005/10/07 - 4292633 - Changed IMVP6 10K NTC from 10% to 5% part.		(11.9.0) 2005/12/01 - 4347845 - RPAK pinswaps to LVDS pull-downs for PCB layout.			
2005/08/28 - 4221973 - Added pull-up for SB GPIO22 (REQ4#).		2005/10/07 - 4248911 - Sync with M38 & M42.		DMS Checkin #11003			
2005/08/28 - 4225369 - Changed ISL6269 PVCC aliases, added RC for 3.3V S5.		DMS Checkin #07003		2005/12/02 - 4256256 - Added BOMOPTION to R8801 to allow per-project control.			
2005/08/28 - 4225433 - Changed PBUS Voltage Sense circuit.		2005/10/08 - 4214493 - Simplified FireWire port power circuit for BOM consolidation.		2005/12/02 - 4363848 - Removed M56 GPU die rev B13 support from BOM.			
2005/08/28 - 4227322 - Changed FW323 PCI_VIOS pin from 3.3V S0 to 3.3V S3.		2005/10/08 - 4293072 - Various BOM / connection changes at IMVP6 (CPU VCore).		2005/12/02 - 4363870 - Removed M1a support from BOM.			
2005/08/28 - 4235179 - OMIT and table to change 8-pin DC-In connector to 6-pin.		2005/10/08 - 4286729 - Changed value of TPM Xtal caps.		2005/12/02 - 4217524 - Updated part number for J6430.			
2005/08/28 - 4235179 - Changed PBUS net names to merge PBUS A & PBUS B.		2005/10/08 - 4290735 - Swapped trackpad & PCIe Mini Card USB connections.		(11.10.0) DMS Release #12000			
2005/08/28 - 4232715 - Added FireWire ISense resistor, changed INA193 to INA194.		2005/10/09 - 4235898 - Part moves & refdes changes to support sync with M9.					
2005/08/28 - 4235217 - Added RC on Q3820 gate to slow down ODD FET turn-on.		2005/10/09 - 4214494 - Changed GPU VCore supply enable to use 1.2V/2.5V S3 PGOODs.					
2005/08/28 - 4225369 - OMITs and tables for staged LeMenu BOM approach.		2005/10/09 - 4272237 - Changed 2.5V S0 FET RC to 100K to slow down turn-on.					
2005/08/28 - 4227323 - Repinned Top-Case Flex connector.		DMS Checkin #07004					
DMS Checkin #04001		2005/10/10 - 4232826 - Swapped Vtt RPAK functions to optimize layout.					
2005/08/29 - 4235179 - Changed J8200 to proper 6-pin part.		2005/10/10 - 4247941 - Net property updates found via back-annotation.					
2005/08/29 - 4232826 - Changed MEM_ODT* from RPAKs to discrete Rs.		DMS Checkin #07005					
2005/08/29 - 4217524 - Changed R6430 from 4.5K to 3.5K.		2005/10/10 - 4229560 - Removed Physical Security circuitry.					
2005/08/29 - 4237119 - Changed LIO 5V S3 to 5V S5.		2005/10/10 - 4214493 - Cost reductions to GPU power supply circuitry.					
2005/08/29 - 4225369 - Changed 3.3V S5 sequence to follow 5V S5 PGOOD.		2005/10/10 - 4214847 - Changed 0-ohm resistor to solder jumper.					
2005/08/29 - 4227336 - Changed Y5920 to 197S0169.		2005/10/10 - 4248911 - Sync with M38 & M42.					
2005/08/29 - 4227309 - Resolved sync issues with M38 (SB page 21).		2005/10/10 - 4295280 - Changed sleep LED connection per new SMC ERS.					
2005/08/29 - 4227310 - Resolved sync issues with M38 (SB page 22).		DMS Checkin #07006					
2005/08/29 - 4227312 - Resolved sync issues with M38 (SB page 23).		2005/10/11 - 4261313 - Updated SATA connector pinout to match latest flex.					
2005/08/29 - 4227322 - Sync page 44 with M42 to fix FW power net S-states.		2005/10/11 - 4227308 - Deleted unnecessary MCH TVDAC filtering.					
2005/08/29 - 4227332 - Resolved sync issues with M38 (SMC page 58).		2005/10/11 - 4229560 - Changed SB GNT3#/GNT4# back to test points.					
2005/08/29 - 4227335 - Changed U5900 to resolve ROHS issue.		2005/10/12 - 4248911 - Sync with M38 & M42.					
DMS Checkin #04002		2005/10/12 - 4298899 - Changed stuffing option to disable PLT_RST gating.					
2005/08/30 - 4225433 - Fixed voltage divider values in PBUS VSense circuit.		2005/10/12 - 4297684 - Split FW323 VSSA from VSS to reduce noise.					
2005/08/30 - 4217535 - Removed BOM tables and OMITs for new 4-pin WTB connector.		2005/10/12 - 4223808 - Power supply changes per vendor feedback.					
2005/08/31 - 4214109 - Reversed pinout of J4931 to match updated PCB footprint.		2005/10/12 - 4227320 - Updated SB pin name for GPIO 5 (ODD_PWR_EN_L).					
2005/08/31 - 4227328 - Added ESD protection diode on right USB port.		2005/10/12 - 4244539 - Retasked FET to control 3.3V S0 FET from GPU VCore PGOOD.					
2005/08/31 - 4223808 - Various power supply R/C updates, plus some R/C adds.		2005/10/12 - 4247941 - Added properties to resolve a PCB constraint issue.					
2005/08/31 - 4227315 - Changed BSA bus pull-ups from 2K to 10K.		2005/10/12 - 4214493 - Consolidated 0.22uF caps in design.					
2005/08/31 - 4237025 - Added R8824 and R8827 for GPU memory configuration straps.		2005/10/12 - 4298905 - Changed ethernet VMAIN_AVLBL connection.					
DMS Checkin #04003		2005/10/12 - 4298943 - Replaced last remaining non-RoHS compliant connector.					
2005/08/31 - 4240157 - Corrected pinout at SATA/BT conn (J4960) to match flex.		2005/10/12 - 4214494 - Implemented circuit to power down ethernet in S3 on battery.					
2005/08/31 - 4240150 - Swapped PCIe Mini Card R2D/D2R connections at J5500.		DMS Checkin #07007					
2005/08/31 - 4232563 - Corrected net properties on R2/G2/B2 nets.		2005/10/13 - 4247941 - Swapped pins at trackpad ESD protection diode.					
2005/08/31 - 4227306 - Swapped primary & alt part numbers for CPU VCore caps.		DMS Checkin #07008					
2005/08/31 - 4240300 - Changed C6455 to a smaller part for cost & MCO.		2005/10/13 - 4247941 - Unswapped pins at trackpad ESD protection diode.					
2005/08/31 - 4240486 - Power line width & neck reductions at PCB request.		DMS Checkin #07009					
2005/08/31 - 4240257 - Swapped some top & bottom EMC connections at DVI connector.		2005/10/13 - 4247941 - Removed NO_TEST properties from CPU FSB strobe signals.					
DMS Checkin #04004		2005/10/13 - 4247941 - Spacing/Physical rule updates to match latest board database.					
2005/08/31 - 4227328 - Changed EMI caps from 50V to 16V to fid in ESD protection.		2005/10/14 - 4247941 - Restored NO_TEST properties, added EXPOSED_VIA properties.					
DMS Checkin #04005		2005/10/17 - 4292633 - Changed remaining 10K NTCs to new 5% part.					
2005/09/02 - 4241087 - Fixed pinout of USB D+/D- at camera connector to match FHB.		2005/10/17 - 4304248 - Updated GPU VCore / BBP voltages for B13/B24 support.					
2005/09/02 - 4243269 - Inverted GPU VCore control, adjusted supply R values.		DMS Release #08000-11000 (EVT releases)					
2005/09/02 - 4244019 - Moved GPU-related power alias from PP3V3_S0 to PP3V3_S0_GPU.		2005/10/20 - 4310267 - Synced 4 pages from mlb_evt branch back to trunk.					
2005/09/02 - 4240486 - Adjusted line/neck widths, changed J4931 to 518S0371.		2005/10/21 - 4310267 - Synced 3 pages from mlb_evt branch back to trunk.					
DMS Checkin #04006		2005/10/21 - 4235898 - Synced 2 pages from m9/mlb.					
2005/09/03 - 4232534 - Fixed documentation of battery address on I2C page.		2005/10/26 - 4310267 - Synced 4 pages from mlb_evt branch back to trunk.					
2005/09/03 - 4244484 - Changed P1V5S0_RUNSS circuit to work properly in G3Hot.		2005/11/03 - 4310267 - Synced 6 pages from mlb_evt branch back to trunk.					
2005/09/03 - 4244539 - Added GPUVCORE_PGOOD to 1.2V, 1.8V, & 2.5V S0 sequence.		2005/11/15 - 4310267 - Synced 5 pages from mlb_evt branch back to trunk.					
2005/09/03 - 4227315 - Changed SMBus pull-ups to 4.7K.		2005/11/15 - 4298899 - Removed unused platform reset gate.					
2005/09/03 - 4232534 - Added notes for power supplies and connectors.		2005/11/15 - 4322537 - Updated thru-hole SO-DIMM connector part number.					
DMS Checkin #04007		2005/11/16 - 4345498 - Updated Ethernet & FireWire crystal part numbers.					
2005/09/06 - 4240486 - Removed NO_TEST property from GPU HSYNC and VSYNC.		2005/11/16 - 4235898 - Aliased connection to ALS_GAIN to support M9 request.					
2005/09/06 - 4246683 - Removed NO_STUFF option from R8805 per ATI request.		2005/11/16 - 4235898 - Changed Yukon power rail neck widths per M9 request.					
2005/09/06 - 4232534 - Fixed label BOM tables to call out proper EEE #'s.		2005/11/16 - 4227333 - Updated SMC net names per ERS v1.2.1.					
DMS Release #05000-07000 (Proto 2 releases)		2005/11/16 - 4345921 - FUNC_TEST updates per test team request.					
2005/09/08 - 4247941 - Net property & name changes to support PCB/ICT requests.		2005/11/16 - 4346006 - Updated J5500 pinout to match updated LIO board pinout.					
2005/09/08 - 4248911 - Sync with M38 & M42.		2005/11/16 - 4343202 - Changed USB overcurrent switch to TPS2051B, added OC* RC.					
2005/09/08 - 4214493 - Combined RTC coin cell diodes into dual-diode package.		2005/11/16 - 4346184 - Inserted common-mode chokes on SATA R2D/D2R pairs.					
2005/09/08 - 4229560 - First implementation of Physical Security Guidelines.		DMS Checkin #11001					
2005/09/16 - 4256660 - Updated FUNC_TEST property for merged PBUS.		2005/11/16 - 4235898 - Sync with M38 & M42.					
2005/09/16 - 4229560 - Changed FW PCI REQ/GNT pair for Physical Security.		2005/11/16 - 4298899 - Fixed ethernet reset net name on page 26.					
2005/09/19 - 4247941 - GND line/neck/voltage properties updated per PCB request.		(11.1.0) 2005/11/16 - 4227333 - Fixed single-pin nets caused by SMC net name updates.					
2005/09/19 - 4235898 - Moved signal alias to improve schematic reuse.		(11.2.0) 2005/11/18 - 4235898 - Changed R4210 package size per M9 request.					
2005/09/20 - 4214847 - Updated L1970 (old part no longer exists in library).		(11.3.0) 2005/11/18 - 4235898 - Changed C9710 GND connection per M9 request.					
2005/09/21 - 4227306 - Changed CPU VCore caps to proper production part number.		2005/11/19 - 4346184 - Fixed location of SATA R2D common-mode choke.					
2005/09/21 - 4234952 - Replaced FDG6324L parts with FDG6332C for cost & supply.		2005/11/19 - 4347717 - Changed SMS self-test pull-up to pull-down.					
2005/09/26 - 4239505 - Updated J4200 (old part no longer exists in library).		2005/11/19 - 4350840 - Simplified TMD5 filtering to allow movement of filter.					
2005/09/26 - 4274915 - Thermal sensor BOM updates from Proto 2 MLB branch.		2005/11/19 - 4229560 - Changed FW chip back to REQ/GNT3.					
2005/09/26 - 4274915 - U6301 part number updated to M1 development BootROM.		2005/11/19 - 4350849 - Added option to connect SB_GPIO30 to ENET_LOM_DIS_L.					
		(11.4.0) 2005/11/19 - 4340256 - Changed topcase flex trackpad power from 3.3V to 5V.					
		2005/11/19 - 4292165 - Refreshed schematic symbol for U3750 (library update).					

12


SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6941	12
SCALE	SHT	OF	
NONE	100	104	



ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
FSB_55S	FSB_COMMON	FSB ADS L
FSB_55S	FSB_COMMON	FSB BNR L
FSB_55S	FSB_COMMON	FSB BPRI L
FSB_55S	FSB_COMMON	FSB BREQ0 L
FSB_55S	FSB_COMMON	FSB DBSY L
FSB_55S	FSB_COMMON	FSB DEFER L
FSB_55S	FSB_COMMON	FSB DPWR L
FSB_55S	FSB_COMMON	FSB DRDY L
FSB_55S	FSB_COMMON	FSB HIT L
FSB_55S	FSB_COMMON	FSB HITM L
FSB_55S	FSB_COMMON	FSB LOCK L
FSB_55S	FSB_COMMON	FSB RS L<2..0>
FSB_55S	FSB_COMMON	FSB TRDY L
FSB_55S	FSB_COMMON	FSB CPURST L
FSB_55S	FSB_DATA	FSB D L<63..0>
FSB_55S	FSB_DATA	FSB DINV L<3..0>
FSB_55S	FSB_DSTR	FSB DSTBP L<3..0>
FSB_55S	FSB_DSTR	FSB DSTBN L<3..0>
FSB_55S	FSB_ADDR	FSB A L<31..3>
FSB_55S	FSB_ADDR	FSB REQ L<4..0>
FSB_55S	FSB_ADSTR	FSB ADSTB L<3..0>
CPU_55S		FSB IERR L
CPU_55S		FSB FERR L
CPU_55S		CPU PWRGD
CPU_55S		CPU INTR
CPU_55S		CPU NMI
CPU_55S		CPU A20M L
CPU_55S		CPU DPSLP L
CPU_55S		CPU IGNE L
CPU_55S		CPU INIT L
CPU_55S		CPU SMI L
CPU_55S		CPU STPCLK L
CPU_55S	CPU_2T01	CPU THERMTRIP L
CPU_55S	CPU_2T01	PM DPRSLPVR
CPU_55S	CPU_2T01	IMVP DPRSLPVR
CPU_55S	CPU_GTLREF	CPU GTLREF
CPU_55S	CPU_COMP	CPU COMP<3>
CPU_27P4S	CPU_COMP	CPU COMP<2>
CPU_55S	CPU_COMP	CPU COMP<1>
CPU_27P4S	CPU_COMP	CPU COMP<0>
CPU_55S	CPU_ITP	XDP BPM L<5..0>
CLK_FSB_100D	CPU_ITP	CPU XDP CLK P
CLK_FSB_100D	CPU_ITP	CPU XDP CLK N
CPU_55S	CPU_ITP	ITPRESET L
CPU_55S	CPU_2T01	CPU VID<6..0>
CPU_55S	CPU_2T01	CPU VID<6..0>
THERM	CPU_27P4S	CPU VCCSENSE P
THERM	CPU_27P4S	CPU VCCSENSE N
	CPU_27P4S	IMVP6 VSEN P
	CPU_27P4S	IMVP6 VSEN N

MEM_CLK	MEM_70D
MEM_CTRL	MEM_45S
MEM_CMD	MEM_55S
MEM_DATA	MEM_55S
MEM_QOS	MEM_85D
FR_CLK	FR_75D
FR_ADCTRL	FR_35S_TO_55S
FR_ADCTRL	FR_55S
FR_DATA	FR_40S
LVDS	LVDS_100D
TMDS	TMDS_100D
VGA	VGA_75S
PCIE	PCIE_100D
DMI	DMI_100D
SATA	SATA_100D
IDE	IDE_55S
USB2	USB2_90D
ENET	ENET_100D
FW	FW_110D
SMB	SMB_55S
SPI	SPI_55S
CLK_FSB	CLK_FSB_100D
CLK_PCIE	CLK_PCIE_100D
CLK_MED	CLK_MED_55S
CLK_SLOW	CLK_SLOW_55S

AUDIO_55S	AUDIO	SB ACZ BITCLK	21
AUDIO_55S	AUDIO	ACZ BITCLK	5 21 45
AUDIO_55S	AUDIO	SB ACZ SYNC	21
AUDIO_55S	AUDIO	ACZ SYNC	5 21 45
AUDIO_55S	AUDIO	SB ACZ_RST L	21
AUDIO_55S	AUDIO	ACZ_RST L	5 21 45
AUDIO_55S	AUDIO	ACZ_SDATAIN<0>	5 21 45
AUDIO_55S	AUDIO	SB ACZ_SDATAOUT	21
AUDIO_55S	AUDIO	ACZ_SDATAOUT	5 21 45
TMDS	TMDS	TMDS_CLK_P	73 74 75
TMDS	TMDS	TMDS_CLK_N	73 74 75
TMDS	TMDS	TMDS_DATA_P<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_N<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_P<2..0>	73 74 75
TMDS	TMDS	TMDS_DATA_N<2..0>	73 74 75
TMDSCONN	TMDSCONN	TMDS_CLK_F_P	75
TMDSCONN	TMDSCONN	TMDS_CLK_F_N	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<2..0>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<2..0>	75

M1 Net Properties
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6941	12
	SHT	OF	
	104	104	