

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, M96

EVT

08/01/2008

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE



Page	(.CSA)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	WFERRY-WF	05/11/2006
3	3	Power Block Diagram	POWER	06/30/2005
4	4	CONFIGURATION OPTIONS	(N/A)	(N/A)
5	5	Acoustic Cap BOM Config Tables	N/A	N/A
6	7	Functional Test and No-Tests	(MASTER)	(MASTER)
7	8	Power Aliases	WFERRY	06/15/2006
8	9	SIGNAL ALIAS /RESET	(MASTER)	(MASTER)
9	10	CPU FSB	M97	02/04/2008
10	11	CPU Power & Ground	(MASTER)	(MASTER)
11	12	CPU Decoupling & VID	MSARWAR	04/26/2006
12	13	eXtended Debug Port (XDP)	M97	02/04/2008
13	14	MCP CPU Interface	M97	02/04/2008
14	15	MCP Memory Interface	M97	02/04/2008
15	16	MCP Memory Misc	M97	02/04/2008
16	17	MCP PCIe Interfaces	M97	02/04/2008
17	18	MCP Ethernet & Graphics	M97	02/04/2008
18	19	MCP PCI & LPC	M97	02/04/2008
19	20	MCP SATA & USB	M97	02/04/2008
20	21	MCP HDA & MISC	M97	02/04/2008
21	22	MCP Power & Ground	M97	02/04/2008
22	25	MCP Standard Decoupling	M97	02/04/2008
23	26	MCP Graphics Support	M97	02/04/2008
24	28	SB Misc	M97	02/04/2008
25	29	FSB/DDR3 Vref Margining	BEN	01/15/2008
26	30	DDR3 Support	T18_MLB	01/30/2008
27	31	DDR3 DRAM Channel A (0-31)	(MASTER)	(MASTER)
28	32	DDR3 DRAM Channel A (32-63)	(MASTER)	(MASTER)
29	33	DDR3 DRAM Channel B (0-31)	(MASTER)	(MASTER)
30	34	DDR3 DRAM Channel B (32-63)	(MASTER)	(MASTER)
31	35	DDR BYPASSING 1	MEMORY	06/20/2005
32	36	DDR BYPASSING 2	MEMORY	06/20/2005
33	37	Memory Active Termination	M70	01/09/2007
34	41	Wireless M93 Connector	M70	01/09/2007
35	42	Hatch and Audio Connectors	(MASTER)	(MASTER)
36	45	SATA Connectors	CHANGZHANG	02/05/2008
37	46	USB EXTERNAL CONNECTORS	M70	01/09/2007
38	48	IPD Connector	(MASTER)	(MASTER)
39	49	SMC	M97	02/21/2008
40	50	SMC SUPPORT	M70	01/09/2007
41	51	LPC+SPI Debug Connector	CHANGZHANG	01/24/2008


Page	(.CSA)	Contents	Sync	Date
42	52	M97 SMBUS CONNECTIONS	BEN	02/04/2008
43	53	Voltage Sensors	M70	01/09/2007
44	54	Current Sensing	YUNNU	02/04/2008
45	55	TEMPERATURE SENSORS	M70	01/09/2007
46	56	Fan	M70	01/09/2007
47	59	Sudden Motion Sensor (SMS)	M76_MLB	01/12/2007
48	61	SPI ROM	CHANGZHANG	02/15/2008
49	69	DC-In & Battery Connectors	M70	01/09/2007
50	71	IMVP6 CPU VCore Regulator	POWER	07/13/2005
51	72	MCP CORE REGULATOR	MINGJING	06/24/2008
52	73	1.8V LDO Supply	(MASTER)	(MASTER)
53	74	1V05 S5 Power Supply	RXU_K20	05/21/2008
54	75	1.5V/0.75V Supplies	M70	01/09/2007
55	76	5V / 3.3V Power Supply	RXU_K20	05/21/2008
56	77	POWER SEQUENCING	YUAN.MA	02/04/2008
57	78	POWER FETS	YUAN.MA	02/04/2008
58	79	PBUS Supply/Battery Charger	M70	01/09/2007
59	90	LVDS,Camera Conn. and ALS Conn.	GPU	06/23/2006
60	93	DISPLAYPORT SUPPORT	NMARTIN	12/18/2007
61	94	DisplayPort Connector	M98_MLB	01/17/2008
62	97	LED Backlight Driver	(MASTER)	(MASTER)
63	98	LCD Backlight Support	M97	02/04/2008
64	99	Additional CPU/GPU Decoupling	(MASTER)	(MASTER)
65	100	CPU/FSB Constraints	M97	02/04/2008
66	101	Memory Constraints	M97	02/04/2008
67	102	MCP Constraints 1	M97	02/04/2008
68	103	MCP Constraints 2	M97	02/04/2008
69	106	SMC Constraints	M97	02/04/2008
70	108	M96 Power and Ground Nets	(MASTER)	(MASTER)
71	109	M96 RULE DEFINITIONS	M97	02/04/2008

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7631	1	SCHEM, MLB, M96	SCH	CRITICAL	
820-2375	1	PCBF, MLB, M96	PCB	CRITICAL	

DRAWING
TITLE=M96_MLB
ABBREV=DRAWING
LAST_MODIFIED=04 Aug 1 09:54:13 2008

<p style="text-align: center;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX : _____</p> <p>X.XX : _____</p> <p>X.XXX : _____</p> <p>ANGLES : _____</p> <p style="text-align: center;">DO NOT SCALE DRAWING</p> <p style="text-align: center;">  THIRD ANGLE PROJECTION </p>	METRIC	 APPLE INC.
<p>DRAPTER</p> <p>ENG APPD</p> <p>QA APPD</p> <p>RELEASE</p>	<p>DESIGN CK</p> <p>MFG APPD</p> <p>DESIGNER</p> <p>SCALE</p>	<p style="text-align: center;">NOTICE OF PROPRIETARY PROPERTY</p> <p style="font-size: 8px;">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p style="font-size: 8px;">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p> <p style="text-align: center; font-weight: bold;">SCHEM, MLB, M96</p>
<p>MATERIAL/FINISH NOTED AS APPLICABLE</p>	<p>SIZE D</p>	<p style="text-align: center;">DRAWING NUMBER</p> <p style="text-align: center;">051-7631</p> <p style="text-align: right;">REV. 2.3.0</p> <p style="text-align: right; font-size: 8px;">SHT 1 OF 71</p>



System Block Diagram

SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHEET 2	OF 71

M96 POWER SYSTEM ARCHITECTURE



Power Block Diagram
 SYNC_MASTER=POWER SYNC_DATE=06/30/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	3 OF 71

BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9734	PCBA,MLB,1.6GHZ,HY 2GB,SS CAP,M96	EEE_4DA,M96_COMMON,M96_HYNIX,M96_SS_CAP,CPU_1_6GHZ
630-9735	PCBA,MLB,1.6GHZ,HY 2GB,MU CAP,M96	EEE_4DB,M96_COMMON,M96_HYNIX,M96_MU_CAP,CPU_1_6GHZ
630-9514	PCBA,MLB,1.6GHZ,HY 2GB,TY CAP,M96	EEE_2AL,M96_COMMON,M96_HYNIX,M96_TY_CAP,CPU_1_6GHZ
630-9738	PCBA,MLB,1.8GHZ,HY 2GB,SS CAP,M96	EEE_4DC,M96_COMMON,M96_HYNIX,M96_SS_CAP,CPU_1_8GHZ
630-9516	PCBA,MLB,1.8GHZ,HY 2GB,MU CAP,M96	EEE_2AN,M96_COMMON,M96_HYNIX,M96_MU_CAP,CPU_1_8GHZ
630-9517	PCBA,MLB,1.8GHZ,HY 2GB,TY CAP,M96	EEE_2AP,M96_COMMON,M96_HYNIX,M96_TY_CAP,CPU_1_8GHZ

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M96_COMMON	ALTERNATE,COMMON,M96_COMMON1,M96_COMMON2,M96_COMMON3
M96_COMMON1	MCP_B02,BOOTROM_DEVEL,SMC_PRGRM,BOOT_MODE_USER,UTAG_ALLDEV,MEMRESET_HW,MEMRESET_MCP,VREFMRGN
M96_COMMON2	LPCPLUS,XDP,XDP_CONN
M96_COMMON3	MCP_CS1_NO
M96_HYNIX	DRAM_HYNIX
M96_MICRON	DRAM_MICRON,DRAM_SPD_2
M96_SS_CAP	SS_CAP_2_2UF,SS_CAP_10UF,SS_CAP_1UF
M96_MU_CAP	MU_CAP_2_2UF,MU_CAP_10UF,MU_CAP_1UF
M96_TY_CAP	TY_CAP_2_2UF,TY_CAP_10UF,TY_CAP_1UF

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4DA]	CRITICAL	EEE_4DA
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4DB]	CRITICAL	EEE_4DB
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:2AL]	CRITICAL	EEE_2AL
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4DC]	CRITICAL	EEE_4DC
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:2AN]	CRITICAL	EEE_2AN
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:2AP]	CRITICAL	EEE_2AP

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3658	1	IC,PDC,QS,1.60GHZ,17M,1066,6M	U1000	CRITICAL	CPU_1_6GHZ
337S3659	1	IC,PDC,QS,1.80GHZ,17M,1066,6M	U1000	CRITICAL	CPU_1_8GHZ
338S0604	1	IC,GMCP,MCP79U-A01Q,27MMX27MM,BGA1588	U1400	CRITICAL	MCP_A01Q
338S0601	1	IC,GMCP,MCP79U-B01,27MMX27MM,BGA1588	U1400	CRITICAL	MCP_B01
338S0637	1	IC,GMCP,MCP79U-B02,27MMX27MM,BGA1588	U1400	CRITICAL	MCP_B02
335S0615	1	IC, 32MBIT 8-PIN SERIAL FLASH, WSON8	U6100	CRITICAL	BOOTROM_BLANK_4MB
341S2382	1	IC,EPI,BOOTROM DEVELOPMENT (UNLOCKED),M96	U6100	CRITICAL	BOOTROM_DEVEL
341S2326	1	IC,EPI,BOOTROM FINAL (LOCKED),M96	U6100	CRITICAL	BOOTROM_FINAL
338S0563	1	IC,SMC,HS8/2117	U4900	CRITICAL	SMC_BLANK
341S2327	1	IC,PRGRM,SMC (NEW),M96	U4900	CRITICAL	SMC_PRGRM
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_HYNIX
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_HYNIX
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_HYNIX
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_HYNIX
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_MICRON
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_MICRON
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_MICRON
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_MICRON
353S1938	1	IC,ISL6258,REV2,BAT CHGR, 28P QFN	U7900	CRITICAL	

Alternate Parts


PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
128S0093	128S0092	ALL	33UF 20% 16V DCASE	
376S0466	376S0410	ALL	Si4413 for Si4405	
740S0067	740S0028	ALL	0.5A OC FUSE	
104S0023	104S0018	ALL	1206 1/4W .002 OHM	
152S0684	152S0421	ALL	1.0UH,22A,10MOHM	
376S0627	376S0723	ALL	POWER NFET, 30V, 18A	
152S0905	152S0861	ALL	IND,1HLP4040CZ,0.68uH,18A	

CONFIGURATION OPTIONS

SYNC_MASTER=(N/A) SYNC_DATE=(N/A)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	4		

Functional Test Points

NB NO_TESTS
 These are normally testpoints but become NC
 NO_TEST

FUNC TEST - BATTERY CONNECTOR	
x2	TRUE BATT_POS 49
x2	TRUE GND 49
E640	TRUE SMC_BS_ALRT_L 39 40 49
E641	TRUE SMBUS_SMC_BSA_SCL 42 69
E642	TRUE SMBUS_SMC_BSA_SDA 42 69

FUNC TEST - DC-IN CONNECTOR	
x6	TRUE PP18V5_DCIN 49 70
E643	TRUE ADAPTER_SENSE 49
E644	TRUE GND 49

FUNC TEST - FAN CONNECTOR	
E645	TRUE =PP5V_S0_FAN 7 46
E646	TRUE FAN_RT_PWM 46
E647	TRUE FAN_RT_TACH 46
E648	TRUE GND 46

FUNC TEST - AIRPORT	
E649	TRUE CK505_SRC_CLKREQ6_L 6
E650	TRUE PCIE_WAKE_L 6 16 34
E651	TRUE AIRPORT_RST_L 6 24 34
E652	TRUE =SMB_AIRPORT_CLK 6 34 42
E653	TRUE =SMB_AIRPORT_DATA 6 34 42
E654	TRUE GND 6 34 42

FUNC TEST - MIC	
E655	TRUE PP3V3_S0_MIC_F 59 70
E656	TRUE AUD_MIC_DATA_F 59
E657	TRUE AUD_MIC_CLK_F 59
E658	TRUE GND_MIC_F 59

FUNC TEST - AUDIO CONNECTOR	
E659	TRUE HDA_SYNC 20 35 68
E660	TRUE HDA_BIT_CLK 20 35 68
E661	TRUE AUD_MIC_DATA 35 59
E662	TRUE HDA_SDOUT 20 35 68
E663	TRUE =PPVIN_S0_AUDIO 7 35
E664	TRUE HDA_SDIN0 20 35 68
E665	TRUE AUD_MIC_CLK 35 59
E666	TRUE PM_SLP_S3_L 20 34 35 39 56

FUNC TEST - IPD CONNECTOR	
E667	TRUE SMC_LID 38 39 40
E668	TRUE PP3V42_G3H_IPD_F 38 70
E669	TRUE SMC_SYS_KBDLED 38 39
E670	TRUE SMC_SYS_LED 38 39
E671	TRUE =USB2_TPAD_N 8 38
E672	TRUE =USB2_TPAD_P 8 38
E673	TRUE SMC_ONOFF_L 6 38 39 40
E674	TRUE =USB2_IR_N 6 8 38
E675	TRUE =USB2_IR_P 6 8 38
E676	TRUE PP5V_S0_KBDLED_F 6 38 70
E677	TRUE PP5V_S3_TOPCASE_F 38 70
E678	TRUE =I2C_TPAD_SCL 38 42
E679	TRUE =I2C_TPAD_SDA 38 42
E680	TRUE SMC_ONOFF_L 6 38 39 40
E681	TRUE =USB2_IR_N 6 8 38
E682	TRUE =USB2_IR_P 6 8 38
E683	TRUE PP5V_S0_KBDLED_F 6 38 70
E684	TRUE LSOC_PRESS_H_R 38

FUNC TEST - M93 WIRELESS CONNECTOR	
E685	TRUE AIRPORT_RST_L 6 24 34
E686	TRUE PCIE_WAKE_L 6 16 34
E687	TRUE CK505_SRC_CLKREQ6_L 6
E688	TRUE PCIE_CLK100M_MINI_N_F 6 34
E689	TRUE PCIE_CLK100M_MINI_P_F 6 34
E690	TRUE PCIE_E_D2R_N_F 6 34
E691	TRUE PCIE_E_D2R_P_F 6 34
E692	TRUE PCIE_E_R2D_C_N_F 6 34
E693	TRUE PCIE_E_R2D_C_P_F 6 34
E694	TRUE AIRPORT_RST_L 6 24 34
E695	TRUE =SMB_AIRPORT_DATA 6 34 42
E696	TRUE =SMB_AIRPORT_CLK 6 34 42
E697	TRUE PCIE_E_R2D_C_N_F 6 34
E698	TRUE PCIE_E_R2D_C_P_F 6 34
E699	TRUE PP3V3_S3_AP_AUX 34 70

FUNC TEST - Power Supplies	
E700	TRUE PPVCORE_S0_CPU 7 70
E701	TRUE PP0V75_S0 7 70
E702	TRUE PP1V05_S0 7 70
E703	TRUE PP1V5_S0 7 70
E704	TRUE PP1V5_S3 7 70
E705	TRUE PP1V05_S5 7 70
E706	TRUE PPMPCORE_S0 7 70
E707	TRUE PP5V_S0 7 70
E708	TRUE PP3V3_S0 7 70
E709	TRUE PP3V3_S3 7 70
E710	TRUE PP5V_S3 7 70
E711	TRUE PP3V3_S5 7 70
E712	TRUE PP3V42_G3H 7 70
E713	TRUE PP18V5_G3H 7 70
E714	TRUE PPDICIN_G3H 7 70
E715	TRUE PPBUS_G3H 7 70
E716	TRUE PPBUS_R_G3H 7 70
E717	TRUE PP1V8_S0 7 70

FUNC TEST - SATA HDD	
E718	TRUE PP3V3_S0_HDD_F 36 70
E719	TRUE SATA_HDD_R2D_N 36 67
E720	TRUE SATA_HDD_R2D_P 36 67
E721	TRUE SATA_HDD_D2R_C_N 36 67
E722	TRUE SATA_HDD_D2R_C_P 36 67
E723	TRUE GND 36 67

FUNC TEST - RIO HATCH CONNECTOR	
E724	TRUE DP_ML_C_N<3..0> 61 67
E725	TRUE DP_ML_C_P<3..0> 61 67
E726	TRUE DP_AUX_CH_C_N 35 60 61 67
E727	TRUE DP_AUX_CH_C_P 35 60 61 67
E728	TRUE DP_CA_DET_Q 35 61
E729	TRUE HDMI_CEC 35 61
E730	TRUE DP_HPD_Q 35 61
E731	TRUE PP3V3_S0_DPPWR 35 61 70
E732	TRUE USB2_EXTA_F_P 35 37
E733	TRUE USB2_EXTA_F_N 35 37
E734	TRUE PP5V_S3_USB2_EXTA_F 35 37 70
E735	TRUE GND 35 37 70

x1 TRUE GND

FUNC TEST - XDP/ITP CONNECTOR	
E736	TRUE XDP_BPM_L<0..5> 85 12
E737	TRUE TP_XDP_OBSFN_B0 12
E738	TRUE TP_XDP_OBSFN_B1 12
E739	TRUE TP_XDP_OBSDATA_B0 12
E740	TRUE TP_XDP_OBSDATA_B1 12
E741	TRUE TP_XDP_OBSDATA_B2 12
E742	TRUE TP_XDP_OBSDATA_B3 12
E743	TRUE XDP_PWRGD 12
E744	TRUE XDP_OBS20 12
E745	TRUE SMBUS_MCP_0_DATA 12 20 42 68
E746	TRUE SMBUS_MCP_0_CLK 12 20 42 68
E747	TRUE XDP_TCK 85 12
E748	TRUE JTAG_MCP_TDO_CONN 85 12
E749	TRUE JTAG_MCP_TRST_L 12 20
E750	TRUE MCP_DEBUG<7..0> 12 18 68
E751	TRUE JTAG_MCP_TDI 12 20
E752	TRUE JTAG_MCP_TMS 12 20
E753	TRUE FSB_CLK_ITP_P 12 13 65
E754	TRUE FSB_CLK_ITP_N 12 13 65
E755	TRUE XDP_CPURST_L 12 65
E756	TRUE XDP_DBRESET_L 85 12
E757	TRUE XDP_TDO_CONN 12
E758	TRUE XDP_TRST_L 85 12
E759	TRUE XDP_TDI 85 12
E760	TRUE XDP_TMS 85 12
E761	TRUE =PP3V3_S0_XDP 7 12
E762	TRUE =PP1V05_S0_CPU 7 11 12

FUNC TEST - CAMERA USB, LVDS, ALS	
E763	TRUE PP5V_S3_CAMERA_F 59 70
E764	TRUE USB2_CAMERA_F_P 59
E765	TRUE USB2_CAMERA_F_N 59
E766	TRUE LCDBKLT_RTIN<1..6> 59 62
E767	TRUE LVDS_IG_A_DATA_N<0..2> 17 59 67
E768	TRUE LVDS_IG_A_DATA_P<0..2> 17 59 67
E769	TRUE PPVOUT_S0_LCDBKLT 59 62 70
E770	TRUE LVDS_IG_A_CLK_F_N 59 67
E771	TRUE LVDS_IG_A_CLK_F_P 59 67
E772	TRUE LVDS_IG_DDC_CLK 17 59
E773	TRUE LVDS_IG_DDC_DATA 17 59
E774	TRUE PP3V3_S0_LCD_F 59 70
E775	TRUE PP3V3_LCDVDD_SW_F 59 70
E776	TRUE =I2C_ALS_SDA 42 59
E777	TRUE =I2C_ALS_SCL 42 59
E778	TRUE GND 42 59

Power Supply NO_TESTS
 NO_TEST

CLOCK NO_TESTS
 NO_TEST

LVDS NO_TESTS
 NO_TEST


REQUIRED NETS

NICE2HAVE NETS


Functional Test and No-Tests

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	6	71



PEX & SATA AVDD/DVDD aliases





Power Aliases			
SYNC_MASTER=WFERRY	SYNC_DATE=06/15/2006		
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	7 OF 71

EMI SPRING CLIPS

PLACE CLIPS PER MCO ON TOPSIDE NEAR BATTERY CONNECTOR J6900



SMC ALIASES

NO-CONNECT UNUSED SMC INTERFACE PORTS

SMC	NC SMC	NO_TEST
SMC PA0	NC SMC PA0	TRUE
SMC PA1	NC SMC PA1	MAKE_BASE=TRUE
ESTARLDO EN	NC ESTARLDO EN	TRUE
SMC P26	NC SMC P26	MAKE_BASE=TRUE
SMC P41	NC SMC P41	TRUE
SMC BIL BUTTON L	NC SMC P67	MAKE_BASE=TRUE
SMC GFX OVERTEMP L	NC SMC GFX OVERTEMP L	TRUE
SMC EXCARD OC L	NC EXCARD OC L	TRUE
SMC P24	NC SMC P24	TRUE
SMC EXCARD CP	NC SMC EXCARD CP	MAKE_BASE=TRUE
ALS RIGHT	NC ALS RIGHT	TRUE
ALS GAIN	NC ALS GAIN	MAKE_BASE=TRUE
SMC FAN 1 CTL	NC SMC FAN 1 CTL	MAKE_BASE=TRUE
SMC FAN 2 CTL	NC SMC FAN 2 CTL	TRUE
SMC FAN 3 CTL	NC SMC FAN 3 CTL	MAKE_BASE=TRUE
SMC FAN 1 TACH	NC SMC FAN 1 TACH	TRUE
SMC FAN 2 TACH	NC SMC FAN 2 TACH	MAKE_BASE=TRUE
SMC FAN 3 TACH	NC SMC FAN 3 TACH	TRUE
SMC EXCARD PWR EN	NC SMC RSTGATE L	MAKE_BASE=TRUE
ISENSE_CAL_EN	NC ISENSE_CAL_EN	TRUE
SMC FWE	NC SMC FWE	MAKE_BASE=TRUE
SMC ANALOG ID	NC SMC ANALOG ID	TRUE
ALS LEFT	NC ALS LEFT	MAKE_BASE=TRUE
SMC NB DDR ISENSE	NC SMC NB DDR ISENSE	TRUE
SMC P10	NC SMC P10	MAKE_BASE=TRUE
SMC PA5	NC SMC PA5	MAKE_BASE=TRUE
SMC GPU ISENSE	NC SMC GPU ISENSE	MAKE_BASE=TRUE


PCI-E ALIASES

UNUSED GPU LANES	NC	NO_TEST=TRUE	MAKE_BASE=TRUE
=PEG D2R N<15:0>	NC PEG D2R N<15:0>	NO_TEST=TRUE	MAKE_BASE=TRUE
=PEG D2R P<15:0>	NC PEG D2R P<15:0>	NO_TEST=TRUE	MAKE_BASE=TRUE
=PEG R2D C N<15:0>	NC PEG R2D C N<15:0>	NO_TEST=TRUE	MAKE_BASE=TRUE
=PEG R2D C P<15:0>	NC PEG R2D C P<15:0>	NO_TEST=TRUE	MAKE_BASE=TRUE
PEG PRSNT L	TP PEG PRSNT L	MAKE_BASE=TRUE	
PEG CLKRRO L	TP PEG CLKRRO L	MAKE_BASE=TRUE	
PEG CLK100M P	TP PEG CLK100M P	MAKE_BASE=TRUE	
PEG CLK100M N	TP PEG CLK100M N	MAKE_BASE=TRUE	
EXTGPU PWR EN	TP EXTGPU PWR EN	MAKE_BASE=TRUE	
EXTGPU RESET L	TP EXTGPU RESET L	MAKE_BASE=TRUE	


AIRPORT CARD AND TURBOMEM PRESENT SIGNAL



HDA PULL-DOWN




DP HOTPLUG PULL-DOWN



LAN ALIASES

UNUSED ETHERNET RG/MII INTERFACE



ENET RESET L	NC ENET RESET L	MAKE_BASE=TRUE
MCP_CLK25M_BUF0 R	NC MCP_CLK25M_BUF0 R	MAKE_BASE=TRUE
ENET_PWRDWN L	NC ENET_PWRDWN L	MAKE_BASE=TRUE
ENET_MDC	NC ENET_MDC	MAKE_BASE=TRUE
ENET_TX_CTRL	NC ENEX_TX_CTRL	MAKE_BASE=TRUE
ENET_TXD<3..0>	NC ENET_TXD<3..0>	MAKE_BASE=TRUE

DACS ALIASES

UNUSED CRT & TV-OUT INTERFACE

MCP_TV_DAC_RSET	NC MCP_TV_DAC_RSET	NO_TEST=TRUE	MAKE_BASE=TRUE
MCP_TV_DAC_VREF	NC MCP_TV_DAC_VREF	NO_TEST=TRUE	MAKE_BASE=TRUE
MCP_CLK27M_XTALIN	NC MCP_CLK27M_XTALIN	NO_TEST=TRUE	MAKE_BASE=TRUE
MCP_CLK27M_XTALOUT	NC MCP_CLK27M_XTALOUT	NO_TEST=TRUE	MAKE_BASE=TRUE
CRT_IG_R_C_PR	NC CRT_IG_R_C_PR	NO_TEST=TRUE	MAKE_BASE=TRUE
CRT_IG_G_Y_Y	NC CRT_IG_G_Y_Y	NO_TEST=TRUE	MAKE_BASE=TRUE
CRT_IG_B_COMP_PB	NC CRT_IG_B_COMP_PB	NO_TEST=TRUE	MAKE_BASE=TRUE
CRT_IG_HSYNC	NC CRT_IG_HSYNC	NO_TEST=TRUE	MAKE_BASE=TRUE
CRT_IG_VSYNC	NC CRT_IG_VSYNC	NO_TEST=TRUE	MAKE_BASE=TRUE

LVDS ALIASES

UNUSED LVDS SIGNALS

LVDS_IG_A_DATA_P<3>	NC LVDS_IG_A_DATA_P3	NO_TEST=TRUE	MAKE_BASE=TRUE
LVDS_IG_A_DATA_N<3>	NC LVDS_IG_A_DATA_N3	NO_TEST=TRUE	MAKE_BASE=TRUE
LVDS_IG_B_CLK_P	NC LVDS_IG_B_CLK_P	NO_TEST=TRUE	MAKE_BASE=TRUE
LVDS_IG_B_CLK_N	NC LVDS_IG_B_CLK_N	NO_TEST=TRUE	MAKE_BASE=TRUE
LVDS_IG_B_DATA_P<3:0>	NC LVDS_IG_B_DATA_P<3:0>	NO_TEST=TRUE	MAKE_BASE=TRUE
LVDS_IG_B_DATA_N<3:0>	NC LVDS_IG_B_DATA_N<3:0>	NO_TEST=TRUE	MAKE_BASE=TRUE

MISC NC MCP79 ALIASES

CPU_PECI_MCP	TP CPU_PECI_MCP	MAKE_BASE=TRUE
FW_PME_L	TP FW_PME_L	MAKE_BASE=TRUE
ODD_PWR_EN_L	TP ODD_PWR_EN_L	MAKE_BASE=TRUE

SATA ALIASES

UNUSED SATA ODD SIGNALS

SATA_ODD_R2D_C_P	TP_SATA_ODD_R2D_C_P	MAKE_BASE=TRUE
SATA_ODD_R2D_C_N	TP_SATA_ODD_R2D_C_N	MAKE_BASE=TRUE
SATA_ODD_D2R_P	TP_SATA_ODD_D2R_P	MAKE_BASE=TRUE
SATA_ODD_D2R_N	TP_SATA_ODD_D2R_N	MAKE_BASE=TRUE

USB ALIASES

UNUSED USB PORTS

USB_EXTB_P	TP_USB_EXTB_P	MAKE_BASE=TRUE
USB_EXTB_N	TP_USB_EXTB_N	MAKE_BASE=TRUE
USB_EXTC_P	TP_USB_EXTC_P	MAKE_BASE=TRUE
USB_EXTC_N	TP_USB_EXTC_N	MAKE_BASE=TRUE
USB_EXTD_P	TP_USB_EXTD_P	MAKE_BASE=TRUE
USB_EXTD_N	TP_USB_EXTD_N	MAKE_BASE=TRUE
USB_EXCARD_P	TP_USB_EXCARD_P	MAKE_BASE=TRUE
USB_EXCARD_N	TP_USB_EXCARD_N	MAKE_BASE=TRUE
USB_MINI_P	TP_USB_MINI_P	MAKE_BASE=TRUE
USB_MINI_N	TP_USB_MINI_N	MAKE_BASE=TRUE

EXTERNAL PORT A

=USB2_EXTB_P	USB_EXTB_P	19 68
=USB2_EXTB_N	USB_EXTB_N	19 68
=EXTAUSB_OC_L	USB_EXTB_OC_L	19
=USB2_CAMERA_P	USB_CAMERA_P	19 68
=USB2_CAMERA_N	USB_CAMERA_N	19 68

TRACKPAD (WELLSRING)

=USB2_TPAD_P	USB_TPAD_P	19 68
=USB2_TPAD_N	USB_TPAD_N	19 68
=USB2_IR_P	USB_IR_P	19 68
=USB2_IR_N	USB_IR_N	19 68

BT (M93)

=USB2_BT_P	USB_BT_P	19 68
=USB2_BT_N	USB_BT_N	19 68


CPU FSB FREQUENCY STRAPS

BSEL<2..0> FSB MHZ

0	0	0	266
0	0	1	333
0	0	1	(156)
0	1	0	400
0	1	0	(156)
1	0	0	(400)
1	1	0	(400)
1	1	1	(RSVD)

Extra FSB Pull-ups

Exist in MRB but not Intel designs. Here for CYA.
If found to be necessary, will move to page14.csa



MEM ALIASES

TP MEM	NC MEM	NO_TEST	MAKE_BASE=TRUE
MEM_A_CLK4P	NC_MEM_A_CLK4P	TRUE	MAKE_BASE=TRUE
MEM_A_CLK4N	NC_MEM_A_CLK4N	TRUE	MAKE_BASE=TRUE
MEM_A_CLK3P	NC_MEM_A_CLK3P	TRUE	MAKE_BASE=TRUE
MEM_A_CLK3N	NC_MEM_A_CLK3N	TRUE	MAKE_BASE=TRUE
MEM_A_CS_L<2>	NC_MEM_A_CS_L<2>	TRUE	MAKE_BASE=TRUE
MEM_A_CS_L<3>	NC_MEM_A_CS_L<3>	TRUE	MAKE_BASE=TRUE
MEM_A_CKE<2>	NC_MEM_A_CKE<2>	TRUE	MAKE_BASE=TRUE
MEM_A_CKE<3>	NC_MEM_A_CKE<3>	TRUE	MAKE_BASE=TRUE
MEM_B_CLK4P	NC_MEM_B_CLK4P	TRUE	MAKE_BASE=TRUE
MEM_B_CLK4N	NC_MEM_B_CLK4N	TRUE	MAKE_BASE=TRUE
MEM_B_CLK3P	NC_MEM_B_CLK3P	TRUE	MAKE_BASE=TRUE
MEM_B_CLK3N	NC_MEM_B_CLK3N	TRUE	MAKE_BASE=TRUE
MEM_B_CS_L<2>	NC_MEM_B_CS_L<2>	TRUE	MAKE_BASE=TRUE
MEM_B_CS_L<3>	NC_MEM_B_CS_L<3>	TRUE	MAKE_BASE=TRUE
MEM_B_ODT<2>	NC_MEM_B_ODT<2>	TRUE	MAKE_BASE=TRUE
MEM_B_ODT<3>	NC_MEM_B_ODT<3>	TRUE	MAKE_BASE=TRUE
MEM_B_CKE<2>	NC_MEM_B_CKE<2>	TRUE	MAKE_BASE=TRUE
MEM_B_CKE<3>	NC_MEM_B_CKE<3>	TRUE	MAKE_BASE=TRUE

SIGNAL ALIAS /RESET

SYNC_MASTER=(MASTER) SYNC_DATA=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.
D 051-7631 2.3.0

SCALE SHEET OF 71
NONE 8



SYNC FROM M97

CPU FSB

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHEET 9	OF 71




CPU VCORE HF AND BULK DECOUPLING

3x 330uF. 32x 10uF 0603, 28x 2.2uF 0402 + 40x 2.2uF 0402


64 10 7 =PPVCORE_S0_CPU

10UF 0603 = APN:138S0568 = MURATA, TAIYO, TDK, SAMSUNG


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU



LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU


Intel recommends 3x220UF @ 9mOHM

CPU VCORE VID CONNECTIONS



VCCA (CPU AVdd) DECOUPLING

10 7 =PP1V5_S0_CPU




LAYOUT NOTE:
PLACE C1281 NEAR PIN B34 OF U1000

VCCP (CPU I/O) DECOUPLING

12 10 9 7 4 =PP1V05_S0_CPU

1x 330UF, 12x 2.2UF



LAYOUT NOTE:
PLACE C1290 CLOSE TO CPU
PLACE C1283-C1288 CLOSE TO FSB ADDRESS PINS
PLACE C1291-C1296 CLOSE TO FSB DATA PINS


CPU Decoupling & VID

SYNC_MASTER=MSASRAR SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	11	71

MCP79-specific pinout




From XDP connector

To XDP connector and/or level translator



eXtended Debug Port (XDP)
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT 12 OF 71		
NONE			



U1400
MCP79U
BGA
(1 OF 12)

FSB

FSB

MCP CPU Interface

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHEET 13	OF 71

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP Memory Interface


SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHEET 14	OF 71



MCP Memory Misc

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	15 OF		71

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP PCIe Interfaces


SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHEET 16	OF 71



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_HOTPLUG_DET.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPFx at 1.8V
 Dual-channel TMDS: Power +VDD_IPFx at 3.3V

MCP Ethernet & Graphics


SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	17		



MCP PCI & LPC


SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	18		



MCP SATA & USB

SYNC_MASTER=M97 SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHEET 19	OF 71

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option.

BUF_SIO_CLK Frequency




Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.


HDA Output Caps
For EMI Reduction on HDA interface



MCP HDA & MISC
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		20	71

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



22 7 =PPVCORE_S0_MCP
23065 mA (A01, 1.2V)
16996 mA (A01, 1.0V)

7 23 PP3V3_S0_MCP_DAC
24 20 PP3V3_G3_RTC
10 uA (G3)
80 uA (S0)


POWER

GND

MCP Power & Ground
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	21		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP Standard Decoupling

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
APPLE INC.	D	051-7631	2.3.0
	SCALE	SHEET	OF
	NONE	22	71

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

8

7

6

5







4

3

2

1

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.
 NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
 Apple: 1x 2.2uF 0402 (2.2 uF)



SYNC FROM M97

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Graphics Support
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	
NONE	23	71	

8

7

6

5


4

3


2

1


RTC Power Sources




RTC Crystal



MCP 25MHz Crystal




MCP S0 PWRGD & CPU_VLD







Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



Reset Button



SYNC FROM M97
CHANGED RTC POWER SOURCE TO DIRECT CONNECTION
ADDED MCPSEQ_SMC LOGIC

SB Misc	
SYNC_MASTER=M97	SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	24		


Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV



Required zero ohm resistors when no VREF margining circuit stuffed


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=01/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	25	71

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1

DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



DDR3 Support

SYNC_MASTER=T18_MLB SYNC_DATE=01/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	26	71



A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel A (0-31)
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		27	71




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel A (32-63)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHEET 28	OF 71



A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel B (0-31)
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	29 OF 71



A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel B (32-63)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	30		



2 CAPS ALONG PACKAGE EDGE


2 CAPS ALONG PACKAGE EDGE

COLUMN OF THREE CAPS BETWEEN PACKAGES

COLUMN OF THREE CAPS BETWEEN PACKAGES

APPROXIMATE CAP ARRANGEMENT


TWO 0402 CAPS ALONG PACKAGE EDGE



COLUMN OF THREE 0402 CAPS BETWEEN PACKAGES

DDR BYPASSING 1
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHEET		OF
NONE	31		71



8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A

8 7 6 5 4 3 2 1

APPROXIMATE CAP ARRANGEMENT

TWO 0402 CAPS ALONG PACKAGE EDGE


COLUMN OF THREE 0402 CAPS BETWEEN PACKAGES

DDR BYPASSING 2
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT		OF
NONE	32		71

MEM CLOCK TERMINATION



Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



Unused Clock Termination




JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

M93 WIRELESS AIRPORT & BT CONNECTOR



APN: 516S0580

Wireless M93 Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT		OF
NONE	34		71

Micro-DisplayPort / USB to RIO Hatch Assembly



Audio Connector



Hatch and Audio Connectors
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHEET 35	OF 71

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

SATA HDD PORT



SATA Connectors
 SYNC_MASTER=CHANGZHANG SYNC_DATE=02/05/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	36 OF 71		

8

7

6

5

4

3

2


1

D

D

USB 2.0 CONNECTOR


CONNECT TO 5V S5 or S3 PER LAYOUT



C

C

USB/SMC MUX



B

B

A


A

USB EXTERNAL CONNECTORS
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		37	71

IPD Connector



Power Button Inverter



IPD Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	38		


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: SMS interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SMC
 SYNC_MASTER=M97 SYNC_DATE=02/21/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SMC Reset Button / Brownout Detect




Silk: "SMC RST"
Place R5001 on bottom side
near board edge

Q5030 will pull down
SMC_MANUAL_RST_L in the event
of a keyboard SMC Reset
generated when left shift, option, and control
and the power button is depressed.

SMC 1.05V to 3.3V Level Shifting




Debug Power Button




Silk: "PWR BTN"

Place R5011 on top side
Place R5010 on bottom side
Place both near board edge


SMC Crystal Circuit



SMC 3.3V to 1.05V Level Shifting



SMC AVREF Supply



SMC SUPPORT

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF 71

LPC+SPI Connector

MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
 Any of the 4 frequencies can be selected w/ R5190,R5191,R5192,R5193





MCP79 Internal SPI MUX Support

Not supported in Rev A01 MCP79 silicon

MCP SPI Override Options

Internal MUX in rev B01 does not work as intended.
 Now MCP_CS1_YES and MCP_CS1_NO determines external MUX option.




SPI MUX BYPASS

LPC+SPI Debug Connector
 SYNC_MASTER=CHANGZHANG SYNC_DATE=01/24/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		41	71




M97 SMBUS CONNECTIONS
 SYNC_MASTER=BEN SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	42 OF 71		


ACIN VOLTAGE SENSE



MCP VOLTAGE SENSE



PBUS VOLTAGE SENSE



Voltage Sensors

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7631 2.3.0

SCALE NONE SHEET 43 OF 71

8

7

6

5

4

3

2


1

D

D

MCP VCore Current Sense


MCP VCore Current Sense Filter



C

C

PBUS Current Sense



B

B

A

A

8

7

6

5

4

3

2

1

Current Sensing

SYNC_MASTER=YUNWU SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	REV.
NONE	44	71	


CPU/MCP T-Diode Thermal Sensor




LOCAL TEMP NEAR FRONT EDGE



LOCAL TEMP NEAR AIR VENT




LOCAL TEMP NEAR POWER SUPPLIES



TEMPERATURE SENSORS			
SYNC_MASTER=M70	SYNC_DATE=01/09/2007		
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		45	71

FAN CONNECTOR



Fan

SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHEET 46	OF 71

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

SUDDEN MOTION SENSOR



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

Sudden Motion Sensor (SMS)

SYNC_MASTER=076_MLB SYNC_DATE=01/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7631 2.3.0

SCALE NONE SH1 OF 71



SPI ROM

SYNC_MASTER=CHANGZHANG SYNC_DATE=02/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	48		

DC-JACK INTERFACE



OneWire OVP

BATTERY INTERFACE




518S0540

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator

Q6990 will pull down P3V42G3H_SHDN_L in the event of a keyboard SMC Reset generated when left shift, option, and control and the power button is depressed.



DC-In & Battery Connectors
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	49	71

IMVP6 CPU VCore Regulator

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A



PWM FREQ. = 300kHz
MAX CURRENT = 30A

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
50 IMVP6_PHASE	1.5 MM	0.20 MM
50 IMVP6_BOOT	0.25 MM	0.20 MM
50 IMVP6_UGATE	1.5 MM	0.20 MM
50 IMVP6_LGATE	1.5 MM	0.20 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
50 IMVP6_OCSET	0.25 MM	0.20 MM
50 IMVP6_VSUM	0.25 MM	0.20 MM
50 GND_IMVP6_SGND	0.50 MM	0.20 MM
50 IMVP6_VO	0.25 MM	0.20 MM
50 IMVP6_DROOP	0.25 MM	0.20 MM
50 IMVP6_DFBS	0.25 MM	0.20 MM
50 IMVP6_SOFT	0.25 MM	0.20 MM
50 IMVP6_RBIAS	0.25 MM	0.20 MM
50 IMVP6_VDIFF	0.25 MM	0.20 MM
50 IMVP6_FB	0.25 MM	0.20 MM
50 IMVP6_COMP	0.25 MM	0.20 MM
50 IMVP6_VW	0.25 MM	0.20 MM
50 IMVP6_PVCC	0.25 MM	0.20 MM
50 IMVP6_COMP_R	0.25 MM	0.20 MM
50 IMVP6_FB_RC	0.25 MM	0.20 MM
50 IMVP6_VDIFF_RC	0.25 MM	0.20 MM

IMVP6 CPU VCore Regulator

SYNC_MASTER=POWER SYNC_DATE=07/13/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		50	71

8 7 6 5 4 3 2 1

MCP CORE POWER SUPPLY



NEED NEW TABLE?

VID<2:0>	Rev A01 Voltage	Rev A01P Voltage	Production Voltage
000	+1.224V	+1.355V	+1.060V
001	+1.158V	+1.243V	+0.994V
010	+1.101V	+1.216V	+0.937V
011	+1.047V	+1.124V	+0.885V
100	+0.996V	+1.065V	+0.830V
101	+0.952V	+0.994V	+0.789V
110	+0.913V	+0.977V	+0.752V
111	+0.876V	+0.917V	+0.719V

(Also A01Q)

MCP CORE REGULATOR

SYNC_MASTER=MINGJING SYNC_DATE=06/24/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8 7 6 5 4 3 2 1

D

D

C

C

B


B

A

A

8 7 6 5 4 3 2 1

1.8V S0 LDO




1.8V LDO Supply
 SYNC_MASTER= SYNC_DATE=
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT		OF
NONE	52		71

1V05 S5 POWER SUPPLY

supply for MCP1V05 AUX, FSB (CPU & MCP) VTT, 1V05 S0




1V05 S5 Power Supply
 SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	53 OF 71		

1.5V/0.75V POWER SUPPLY

State	PM_S4_STATE_L	PM_SLP_S3_I	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3Hot	LOW	LOW	0.0V	0.0V


$$V_{out} = 0.75V * (1 + R_a / R_b)$$



PWM FREQ. = 400 kHz
MAX CURRENT = 11A
(inductor limited)

1.5V/0.75V Supplies
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

5V_S3 / 3V3_S5 POWER SUPPLY




One master PGOOD for both 5V and 3V3
 55 P5V3V3_PGOOD
 55 =P5V3V3_EN
 55 =P3V3S5_EN

5V / 3.3V Power Supply
 SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		55	71

Power Control Signals


S5 ENABLE




S0 ENABLE





S3 ENABLE



3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT



OTHER S0 RAILS PGOOD




Unused PGOOD signal

TP_DDRREG_PGOOD
MAKE_BASE-TRUE

POWER SEQUENCING	
SYNC_MASTER=YUAN.MA	SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		56	71



3.3V S3 FET

CRITICAL
Q7810
FDC638P_G

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.315 A (EDP)

5V S0 FET

CRITICAL
Q7840
FDC638P_G

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	0.562 A (EDP)

3.3V S0 FET

CRITICAL
Q7830
FDC638P_G

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	2.046 A (EDP)

1.05V S0 FET

CRITICAL
Q7853
SI7108DN

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6.1 MOHM @4.5V VGS
LOADING	8.25A (EDP)

1.5V S0 FET

(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)
PP1V5_S3_P1V5S0FET

CRITICAL
Q7801
SI7108DN

MOSFET	SI7108DNS
CHANNEL	N-TYPE
RDS(ON)	6 MOHM @3.5V VGS
LOADING	5.027A (EDP)

3.3V RMGT FET

@ 2.5V Vgs:
Rds(on) = 90mOhm max
I(max) = 1.7A (85C)

CRITICAL
Q7820
NTR4101P

1.05V RMGT FET

@ 1.8V Vgs:
Rds(on) = 47mOhm max
I(max) = 3.1A (70C)

CRITICAL
Q7860
SI2312BDS


MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.


POWER FETS
SYNC_MASTER=YUAN.MA SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-7631	REV.	2.3.0
SCALE	NONE	SHT	57	OF	71



PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz
 MAX CURRENT = 5.35A??
 (AC adapter limited?)

AMON PULLDOWN LOGIC




BATTERY CHARGING



PBUS Supply/Battery Charger
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHEET	OF	71
NONE	58		




LCD + CAMERA CONNECTOR

MIC CONNECTOR

APN: 518S0536

LVDS, Camera Conn. and ALS Conn.
 SYNC_MASTER=GPU SYNC_DATE=06/23/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	59		



17	=MCP_HDMI_TXC_P	DP_ML_P<3>	61 67
17	=MCP_HDMI_TXC_N	DP_ML_N<3>	MAKE_BASE=TRUE 61 67
17	=MCP_HDMI_TXD_P<0>	DP_ML_P<2>	MAKE_BASE=TRUE 61 67
17	=MCP_HDMI_TXD_N<0>	DP_ML_N<2>	MAKE_BASE=TRUE 61 67
17	=MCP_HDMI_TXD_P<1>	DP_ML_P<1>	MAKE_BASE=TRUE 61 67
17	=MCP_HDMI_TXD_N<1>	DP_ML_N<1>	MAKE_BASE=TRUE 61 67
17	=MCP_HDMI_TXD_P<2>	DP_ML_P<0>	MAKE_BASE=TRUE 61 67
17	=MCP_HDMI_TXD_N<2>	DP_ML_N<0>	MAKE_BASE=TRUE 61 67
17	=MCP_HDMI_HPD	DP_HPD	MAKE_BASE=TRUE 61
17	=MCP_HDMI_DDC_CLK	DP_IG_DDC_CLK	MAKE_BASE=TRUE 60
17	=MCP_HDMI_DDC_DATA	DP_IG_DDC_DATA	MAKE_BASE=TRUE 60

DISPLAYPORT SUPPORT
 SYNC_MASTER=NMARTIN SYNC_DATE=12/18/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	60 OF 71		



DisplayPort Connector

SYNC_MASTER=M98_MLB SYNC_DATE=01/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHIT 61	OF 71


LED Backlight Driver



Place R9771-R9776, C9771-C9776 close to J9000

LED Backlight Driver
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		62	71



LCD Backlight Support

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHT 63	OF 71

8

7

6

5

4

3

2


1

ADDITIONAL CPU VCORE HF DECOUPLING


40x 2.2uF 0402

11 10 7 =FPVCORE_S0_CPU


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



Additional CPU/GPU Decoupling

SYNC_MASTER- SYNC_DATE-


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	64	71

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.
 FSB 4X signals / groups shown in signal table on right.
 Signals within each 4x group should be matched within 5 ps of strobe.
 DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.
 Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.
 DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.
 Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.
 Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADTSB#.

FSB 1X signals shown in signal table on right.
 Signals within each 1x group should be matched to CPU clock, +/-1000 mils.
 Design Guide recommends each strobe/signal group is routed on the same layer.
 Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
 SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
 SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>
FSB_1X	FSB_50S	FSB_1X	FSB ADS L
FSB_BREQ0_L	FSB_50S	FSB_1X	FSB BREQ0 L
FSB_BREQ1_L	FSB_50S	FSB_1X	FSB BREQ1 L
FSB_1X	FSB_50S	FSB_1X	FSB BNR L
FSB_1X	FSB_50S	FSB_1X	FSB BPR1 L
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L
FSB_1X	FSB_50S	FSB_1X	FSB HIT L
FSB_1X	FSB_50S	FSB_1X	FSB HITM L
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>
CPU_FERR_L	CPU_50S	CPU_SMIL	CPU FERR L
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGARNE L
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L
PM_THRMTRIP_L	CPU_50S	CPU_SMIL	PM THRMTRIP L
FSB_CPURST_L	CPU_50S	CPU_AGTL	FSB CPURST L
CPU_PERR_SR	CPU_50S	CPU_AGTL	CPU DPSTLP L
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N
CPU_IERR_L	CPU_50S		CPU IERR L
PM_DPRSLPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L
	CPU_50S	CPU_SMIL	CPU VID<6..0>
	CPU_50S	CPU_SMIL	IMVP6 VID<6..0>
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN P
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN N

CPU/FSB Constraints

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		65	71

Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_50S, MEM_50S_VDD, MEM_90D, MEM_90D_VDD.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_CLK2MEM, MEM_CTRL2CTRL, MEM_CTRL2MEM, MEM_CMD2CMD, MEM_CMD2MEM, MEM_DATA2DATA, MEM_DATA2MEM, MEM_DQS2MEM, MEM_2OTHER.

Memory Bus Spacing Group Assignments

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CMD, MEM_CTRL, MEM_DATA, MEM_DQS.

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CTRL, MEM_DATA, MEM_CMD, MEM_DQS.

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DQS, MEM_CTRL, MEM_CMD, MEM_DATA.

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CMD, MEM_CTRL, MEM_DATA, MEM_DQS, MEM_CTRL, MEM_DATA, MEM_DQS, MEM_CMD.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair. DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps. No DQS to clock matching requirement. CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps. A/BA/cmd signals should be matched within 5 ps of CLK pairs. All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate). DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: MCP_MEM_COMP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: MCP_MEM_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various constraints like MEM_A_CLK, MEM_A_CMD, MEM_A_CTRL, MEM_A_DATA, MEM_A_DQS, MEM_B_CLK, MEM_B_CMD, MEM_B_CTRL, MEM_B_DATA, MEM_B_DQS, MCP_MEM_COMP.

Memory Constraints

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE DRAWING NUMBER REV.

D 051-7631 2.3.0

SCALE NONE SHEET 66 OF 71



D

D

C

C

B

B

A

A

PCI-Express

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCI_E_90D and CLK_PCIE_100D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCIE and MCP_PEX_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CRT_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CRT, CRT_2CRT, CRT_2CLK, CRT_2SWITCHER, CRT_SYNC, MCP_DAC_COMP.

CRT signal single-ended impedance varies by location: - 37.5-ohm from MCP to first termination resistor. - 50-ohm from first to second termination resistor. - 75-ohm from output of three-pole filter to connector (if possible). R/G/B signals should be matched as close as possible and < 10 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_100D, LVDS_100D, MCP_DV_COMP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DISPLAYPORT and LVDS.

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SATA_100D and SATA_100D_HDD.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SATA.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

Large table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various constraints like PEG_R2D, PCIE_MINI_R2D, CLK_PCIE_100D, etc.

MCP Constraints 1. SYNC_MASTER=M97. SYNC_DATE=02/04/2008. NOTICE OF PROPRIETARY PROPERTY. THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PCI Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCI_55S and CLK_PCI_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include PCI and CLK_PCI.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC_55S and CLK_LPC_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK_LPC.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MCP_USB_BIAS and USB_90D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include HDA and MCP_HDA_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_SLOW_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_SLOW.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

Large table listing electrical constraints with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE, and a list of constraint names like MCP_DEBUG, PCI_AD, etc.

MCP Constraints 2
SYNC_MASTER=M97 SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB 55G	250R	SMBUS_SMC_A_S3_SCL	42
SMBUS_SMC_A_S3_SDA	SMB 55G	250R	SMBUS_SMC_A_S3_SDA	42
SMBUS_SMC_B_S0_SCL	SMB 55G	250R	SMBUS_SMC_B_S0_SCL	42
SMBUS_SMC_B_S0_SDA	SMB 55G	250R	SMBUS_SMC_B_S0_SDA	42
SMBUS_SMC_O_S0_SCL	SMB 55G	250R	SMBUS_SMC_O_S0_SCL	42
SMBUS_SMC_O_S0_SDA	SMB 55G	250R	SMBUS_SMC_O_S0_SDA	42
SMBUS_SMC_BSA_SCL	SMB 55G	250R	SMBUS_SMC_BSA_SCL	6 42
SMBUS_SMC_BSA_SDA	SMB 55G	250R	SMBUS_SMC_BSA_SDA	6 42
SMBUS_SMC_MGMT_SCL	SMB 55G	250R	SMBUS_SMC_MGMT_SCL	42
SMBUS_SMC_MGMT_SDA	SMB 55G	250R	SMBUS_SMC_MGMT_SDA	42

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	
			CHGR_CSI_N	
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	
			CHGR_CSO_N	

D

D

C

C

B

B

A

A

SMC Constraints

SYNC_MASTER=M97 SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	69 OF 71		

8

7

6


5

4

3

2

1



SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR	*	=STANDARD	?
BUS2PWR_GND	*	0.228 MM	?

M96 Power and Ground Nets

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	70 OF 71		

M96 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13, BOTTOM				NO_TYPE, BGA_P1MM				MM	15.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
DEFAULT	*	Y	=50_OHM_SE	0.200 MM	30 MM	0 MM	0 MM		
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
55_OHM_SE	TOP, BOTTOM	Y	0.210 MM	0.200 MM					
55_OHM_SE	ISL2, ISL13	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD		
55_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
50_OHM_SE	TOP, BOTTOM	Y	0.250 MM	0.200 MM					
50_OHM_SE	ISL2, ISL13	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD		
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
40_OHM_SE	TOP, BOTTOM	Y	0.350 MM	0.200 MM					
40_OHM_SE	ISL2, ISL13	Y	0.122 MM	0.122 MM	=STANDARD	=STANDARD	=STANDARD		
40_OHM_SE	*	Y	0.110 MM	0.110 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
27F4_OHM_SE	TOP, BOTTOM	Y	0.215 MM	0.200 MM					
27F4_OHM_SE	*	Y	0.215 MM	0.215 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD		
70_OHM_DIFF	ISL2, ISL4, ISL5, ISL6, ISL11, ISL12	Y	0.132 MM	0.132 MM		0.200 MM	0.200 MM		
70_OHM_DIFF	TOP, BOTTOM	Y	0.180 MM	0.180 MM		0.150 MM	0.150 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD		
90_OHM_DIFF	ISL2, ISL4, ISL5, ISL6, ISL11, ISL12	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM		
90_OHM_DIFF	TOP, BOTTOM	Y	0.205 MM	0.200 MM		0.160 MM	0.160 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD		
100_OHM_DIFF	ISL2, ISL4, ISL5, ISL6, ISL11, ISL12	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM		
100_OHM_DIFF	TOP, BOTTOM	Y	0.179 MM	0.179 MM		0.200 MM	0.200 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
100_OHM_DIFF_HDD	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD		
100_OHM_DIFF_HDD	ISL2, ISL4, ISL5, ISL6, ISL11, ISL12	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM		
100_OHM_DIFF_HDD	TOP, BOTTOM	Y	0.179 MM	0.179 MM		0.200 MM	0.200 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
40_OHM_SE_MEM	TOP, BOTTOM	Y	0.170 MM	0.110 MM	10 MM				
40_OHM_SE_MEM	ISL2, ISL13	Y	0.122 MM	0.066 MM	170 MM	=STANDARD	=STANDARD		
40_OHM_SE_MEM	*	Y	0.110 MM	0.066 MM	170 MM	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM		

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
4:1_SPACING	*	0.4 MM	?
2.28:1_SPACING	*	0.228 MM	?
1.1:1_SPACING	*	0.110 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.230 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.345 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.460 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.575 MM	?
2X_DIELECTRIC	ISL2, ISL13	0.110 MM	?
3X_DIELECTRIC	ISL2, ISL13	0.165 MM	?
4X_DIELECTRIC	ISL2, ISL13	0.220 MM	?
5X_DIELECTRIC	ISL2, ISL13	0.275 MM	?
2X_DIELECTRIC	*	0.120 MM	?
3X_DIELECTRIC	*	0.180 MM	?
4X_DIELECTRIC	*	0.240 MM	?
5X_DIELECTRIC	*	0.300 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V5_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_STATIC		=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_LPC	*	BGA_P1MM	BGA_P2MM
CLK_PCI	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_SLOW	*	BGA_P1MM	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_50s	BGA_P1MM	STANDARD

M96 RULE DEFINITIONS

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7631 2.3.0

SCALE NONE SHIT OF 71 71

D

C

B

A

D

C

B

A