

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, M1

03/03/2006

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
D		42820	PRODUCTION RELEASED	03/04/06	


Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	N/A	N/A
3	3	Power Block Diagram	N/A	N/A
4	4	BOM Configuration	N/A	N/A
5	5	Functional / ICT Test	N/A	N/A
6	6	Signal Aliases	N/A	N/A
7	7	CPU 1 OF 2-FSB	M42	11/16/2005
8	8	CPU 2 OF 2-PWR/GND	M42	11/16/2005
9	9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	10	CPU MISCL-TEMP SENSOR	M42	10/07/2005
11	11	CPU ITP700FLEX DEBUG	M42	10/12/2005
12	12	NB CPU Interface	(MASTER)	(MASTER)
13	13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	14	NB Misc Interfaces	(MASTER)	(MASTER)
15	15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	16	NB Power 1	(MASTER)	(MASTER)
17	17	NB Power 2	(MASTER)	(MASTER)
18	18	NB Grounds	(MASTER)	(MASTER)
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	(MASTER)	(MASTER)
21	21	SB: 1 OF 4	M38	11/16/2005
22	22	SB: 2 OF 4	(M38)	09/08/2005
23	23	SB: 3 OF 4	M38	11/16/2005
24	24	SB: 4 OF 4	M38	11/16/2005
25	25	SB Decoupling	M42	11/16/2005
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M1 SMBus Connections	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	(MASTER)	(MASTER)
32	32	DDR2 VRef	(MASTER)	(MASTER)
33	33	CLOCKS	M42	10/12/2005
34	34	Clock Termination	(MASTER)	(MASTER)
35	37	Mobile Clocking	(MASTER)	(MASTER)
36	38	PATA Connector	(MASTER)	(MASTER)
37	41	ETHERNET CONTROLLER	M42	10/12/2005
38	42	Ethernet Connector	(MASTER)	(MASTER)
39	43	Yukon Power Control	(MASTER)	(MASTER)
40	44	FIREWIRE CONTROLLER	(M42)	08/29/2005
41	45	FireWire Port Power	(MASTER)	(MASTER)


Page	(.csa)	Contents	Sync	Date
42	46	FireWire Ports	(MASTER)	(MASTER)
43	49	Internal USB Connections	(MASTER)	(MASTER)
44	52	External USB Connector	(MASTER)	(MASTER)
45	55	Left I/O Board Connector	(MASTER)	(MASTER)
46	57	PCI-E Connections	(MASTER)	(MASTER)
47	58	SMC	M38	10/07/2005
48	59	SMC Support	(MASTER)	(MASTER)
49	60	LPC+ Debug Connector	M42	07/20/2005
50	61	Thermal Sensors	(MASTER)	(MASTER)
51	62	Current & Voltage Sensing	(MASTER)	(MASTER)
52	63	SPI BOOTROM	M42	11/16/2005
53	64	ALS Support	(MASTER)	(MASTER)
54	65	Fan Connectors	(MASTER)	(MASTER)
55	66	Sudden Motion Sensor (SMS)	(MASTER)	(MASTER)
56	67	TPM	M38	11/16/2005
57	75	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
58	76	5V / 1.5V Power Supply	(MASTER)	(MASTER)
59	77	2.5V & 1.2V Regulators	(MASTER)	(MASTER)
60	78	1.8V Supply	(MASTER)	(MASTER)
61	79	3.3V / 1.05V Power Supplies	(MASTER)	(MASTER)
62	80	3.3V G3Hot Supply & Power Control	(MASTER)	(MASTER)
63	81	Power Aliases	(MASTER)	(MASTER)
64	82	PBus-In & Battery Connectors	(MASTER)	(MASTER)
65	84	ATI M56 PCI-E	(MASTER)	(MASTER)
66	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
67	86	ATI M56 Core Power	(MASTER)	(MASTER)
68	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
69	88	GPU Straps	(MASTER)	(MASTER)
70	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
71	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
72	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
73	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
74	94	Internal Display Connectors	(MASTER)	(MASTER)
75	97	External Display Connector	(MASTER)	(MASTER)
76	98	M1 Specific Connectors	(MASTER)	(MASTER)
77	99	LVDS Interface Pull-downs	(MASTER)	(MASTER)
78	100	Revision History	N/A	N/A
79	104	M1 Net Properties	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7099	1	SCHEM, MLB, M1	SCH	CRITICAL	
820-1881	1	PCBF, MLB, M1	PCB	CRITICAL	

DRAWING
TITLE=M1_MLB
ABBREV=DRAWING
LAST_MODIFIED=Pr1 Mar 3 15:00:30 2006

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTR	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
 THIRD ANGLE PROJECTION		DRAWING NUMBER		051-7099	REV. D
				SHT	1 OF 104



System Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	D
SCALE	SHT	OF
NONE	2	104



Power Block Diagram
 SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	3	104	

"Better" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7569	PCBA, 1.83GHZ, 128VRAM_M1_MBPRO_15	EEE_VHT, M1_COMMON, CPU_1_83GHZ, VRAM_SAM128

"Best" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7570	PCBA, 2.0GHZ, 256VRAM_M1_MBPRO_15	EEE_VHU, M1_COMMON, CPU_2_0GHZ, VRAM_SAM256

"CTO" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7571	PCBA, 2.16GHZ, 256VRAM_M1_MBPRO_15	EEE_VHV, M1_COMMON, CPU_2_16GHZ, VRAM_SAM256

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M1_COMMON	ALTERNATE, COMMON, M1_COMMON1, M1_COMMON2, M1_COMMON3
M1_COMMON1	BOOTROM_DEVEL, ENET_LOM_DISABLE, ENETPWR_S3AC, GPU_BB_CTL, GPUTHM_A_GPU, HSTHMSNS_HAS
M1_COMMON2	ITP, INVERTER_BUF, KBDLED_HAS, LPCPLUS, LVDS_PD, MEMVREF_S3, MEMVTT_EN_PU
M1_COMMON3	RTUSB_ESD, SMC_PRGRM, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
VRAM_HY128	GPU_MEM_HYNIX, VRAM_128_HYNIX
VRAM_SAM128	VRAM_128_SAMSUNG
VRAM_HY256	GPU_MEM_256M, GPU_MEM_HYNIX, VRAM_256_HYNIX
VRAM_SAM256	GPU_MEM_256M, VRAM_256_SAMSUNG

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VHT]	CRITICAL	EEE_VHT	M1, 1.83GHZ, SAM128
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VHU]	CRITICAL	EEE_VHU	M1, 2.0GHZ, SAM256
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VHV]	CRITICAL	EEE_VHV	M1, 2.16GHZ, SAM256

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX
337S3282	1	IC, YDC, CO, 1.83G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_1_83GHZ
337S3267	1	IC, YDC, CO, 2.0G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_2_0GHZ
337S3268	1	IC, YDC, CO, 2.16G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_2_16GHZ
341S1873	1	IC, EFI, BOOTROM DEVELOPMENT (NEW), M1	U6301	CRITICAL	BOOTROM_DEVEL
338S0274	1	IC, SMC, HS8/2116	U5800	CRITICAL	SMC_BLANK
341S1875	1	IC, PRGRM, SMC (NEW), M1	U5800	CRITICAL	SMC_PRGRM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0268	1	IC, FW32306, 1394A LINK, BGA, 129P	U4400	CRITICAL	
338S0269	1	IC, 945GM, SOUTHBRIDGE	U1200	CRITICAL	
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL	
338S0309	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL	
343S0385	1	IC, SB, 652BGA	U2100	CRITICAL	
353S1235	1	IC, CPU VOLTAGE REGULATOR, IMVP, TWO PHASE	U7530	CRITICAL	
359S0101	1	IC, CY28445-5, CLOCK GEN, 68PIN QFN	U3301	CRITICAL	

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0094	128S0060		ALL	330uF, 2V, 9MOHM, D2
128S0095	128S0060		ALL	330uF, 2V, 6MOHM, D2
128S0081	128S0061		ALL	150uF, 6.3V, 25MOHM, C2
128S0077	128S0086		ALL	7mOhm alt for 8mOhm


BOM Configuration

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7099	D
	SHT	OF	
	4	104	

Functional Test Points

Power Supply NO_TESTs

NO_TEST	EXPOSED_VIA	
TRUE		IMVP6 RBIAS 57
TRUE		IMVP6 COMP 57
TRUE		P5VS5 RUNSS 58 62
TRUE		P1V5S0 RUNSS 58 62
TRUE		P2V5S3 MODE 59
TRUE		P2V5S3 SHDNRT 59
TRUE		P1V2S3 RT 59
TRUE		P1V2S3 RUNSS 39 59
TRUE		P1V8S3 COMP 60
TRUE		P1V8S3 FSET 60
TRUE		P3V3S5 COMP 61
TRUE		P3V3S5 FSET 61
TRUE		P1V0S0 COMP 61
TRUE		P1V0S0 FSET 61
TRUE		P3V42G3H_FB 62
TRUE		GPUVCORE COMP 66
TRUE		GPUVCORE FSET 66
TRUE		GPUBBP_ADJ 66

CPU FSB NO_TESTs

NO_TEST	EXPOSED_VIA	
TRUE		FSB_A_L<31..3> 7 12 79
TRUE		FSB_ADS_L 7 12 79
TRUE	TRUE	FSB_ADSTB_L<1..0> 7 12 79
TRUE		FSB_BNR_L 7 12 79
TRUE		FSB_BREQ0_L 7 12 79
TRUE		FSB_D_L<63..0> 7 12 79
TRUE		FSB_DBSY_L 7 12 79
TRUE	TRUE	FSB_DINV_L<3..0> 7 12 79
TRUE		FSB_DRDY_L 7 12 79
TRUE	TRUE	FSB_DSTBN_L<3..0> 7 12 79
TRUE	TRUE	FSB_DSTBP_L<3..0> 7 12 79
TRUE		FSB_HIT_L 7 12 79
TRUE		FSB_HITM_L 7 12 79
TRUE		FSB_LOCK_L 7 12 79
TRUE		FSB_REQ_L<4..0> 7 12 79

EXPOSED_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

Misc EXPOSED_VIA Nets

EXPOSED_VIA	
TRUE	DMI_N2S_P<1..0> 14 22
TRUE	DMI_N2S_N<1..0> 14 22
TRUE	SB_CLK100M_SATA_P 21 34
TRUE	SB_CLK100M_SATA_N 21 34

Fan Connectors

FUNC_TEST	
=PP5V_S0_FAN_LT	54 63
FAN_LT_PWM	54
FAN_LT_TACH	54
FAN_RT_PWM	54
FAN_RT_TACH	54

FUNC_TEST property removed since these test points are not on the proper side for Functional Test points.

LPC+ Debug Connector

FUNC_TEST	
TRUE =PP3V3_S5_LPCPLUS	49 63
TRUE =PP5V_S0_LPCPLUS	49 63
TRUE LPC_AD<0>	21 47 49 56
TRUE LPC_AD<1>	21 47 49 56
TRUE LPC_FRAME_L	21 47 49 56
TRUE PM_CLKRUN_L	23 40 47 49 56
TRUE BOOT_LPC_SPI_L	22 47 49
TRUE SMC_TMS	47 48 49
TRUE DEBUG_RST_L	26 49
TRUE SMC_TRST_L	47 49
TRUE SMC_TDO	47 48 49
TRUE SMC_MD1	47 49
TRUE SMC_TX_L	47 48 49
TRUE FWH_INIT_L	21 48 49
TRUE PCI_CLK_PORT80_LPC	34 49
TRUE LPC_AD<2>	21 47 49 56
TRUE LPC_AD<3>	21 47 49 56
TRUE INT_SERIRQ	23 47 49 56
TRUE PM_SUS_STAT_L	23 47 48 49 56
TRUE SMC_TDI	47 48 49
TRUE SMC_TCK	47 48 49
TRUE SMC_RST_L	47 48 49
TRUE SMC_NMI	47 49
TRUE SMC_RX_L	47 48 49
TRUE SV_SET_UP	23 49

Left ALS Connector

FUNC_TEST	
TRUE =PP3V3_S3_LTALS	63 76
TRUE ALS_GAIN	6 47 76
TRUE LTALS_OUT	63 76
TRUE GND	

Camera Connector

FUNC_TEST	
TRUE =PP5V_S3_CAMERA	43 63
TRUE =USB2_CAMERA_N	4 43
TRUE =USB2_CAMERA_P	4 43
TRUE =SMBUS_ATS_SDA	27 43
TRUE =SMBUS_ATS_SCL	27 43
TRUE GND	

Thermal Diode Connectors

FUNC_TEST	
TRUE HSTHMSNS_DX_P	50
TRUE HSTHMSNS_DX_N	50
TRUE RSESTHMSNS_D_P	50
TRUE RSESTHMSNS_D_N	50

Other Func Test Points

FUNC_TEST	
TRUE =PP1V05_S0_REG	51 61 63
TRUE PM_SYSRST_L	23 26 47
TRUE SMC_ONOFF_L	43 47 48 51

Current Sense Calibration

FUNC_TEST	
TRUE ISENSE_CAL_EN	
TRUE =PP5V_S0_ISENSECAL	
TRUE =PP1V8_S3_REG	51 60 63
TRUE =PP1V5_S0_REG	51 63
TRUE PPVCORE_S0_GPU	43
TRUE PPVCORE_S0_CPU	43
TRUE GND	

2 TPs per

8 TPs, 2 with each of above TP pairs

Battery Digital Connector

FUNC_TEST	
TRUE SMC_BS_ALERT_L	47 48 64
=SMBUS_BATT_SCL	27 64
=SMBUS_BATT_SDA	27 64
TRUE GND_BATT	64

Left I/O Data Connector

FUNC_TEST	
TRUE =PP1V5_S0_LIO	45 63
TRUE =PPDCIN_G3H_LIO	45 63
TRUE =PP5V_S5_LIO	45 63
TRUE =PP3V42_G3H_LIO	45 63
TRUE PP5V_S0_AUDIO_PWR	45
TRUE PP5V_S0_AUDIO	45
TRUE GND_AUDIO_PWR	45
TRUE GND_AUDIO	45
TRUE ACZ_SDATIN<0>	21 45 79
TRUE ACZ_SDATOUT	21 45 79
TRUE ACZ_BITCLK	21 45 79
TRUE ACZ_RST_L	21 45 79
TRUE EXCARD_OC_L	6 45 48
TRUE LTUSB_OC_L	6 45
TRUE LIO_BATT_ISENSE	45 51
TRUE SMC_SYS_ISET	45 47
TRUE SMC_BATT_ISET	45 47
TRUE SMC_BATT_CHG_EN	45 47 48
TRUE SMC_BC_ACOK	45 47 48
TRUE SMC_ADAPTER_EN	43 45 47 48
TRUE LIO_P3V3S0_EN_L	45 63
TRUE LIO_D2CIN_ISENSE	45 51
TRUE LIO_P3V3S3_EN	45 62
TRUE SMC_BATT_TRICKLE_EN_L	45 47 48
TRUE SYS_ONEWIRE	45 47 48
TRUE MINI_CLKREQ_L	34 45
TRUE SMC_EXCARD_CP	45 47 48
TRUE EXCARD_CLKREQ_L	34 45
TRUE SMC_EXCARD_PWR_EN	45 47
TRUE LIO_PLT_RESET_L	26 45
TRUE ACZ_SYNC	21 45 79
TRUE =USB2_LT_N	6 48
TRUE =USB2_LT_P	6 48
TRUE =USB2_EXCARD_N	6 45
TRUE =USB2_EXCARD_P	6 45
TRUE =PCIE_EXCARD_R2D_N	45 46
TRUE =PCIE_EXCARD_R2D_P	45 46
TRUE =PCIE_EXCARD_D2R_N	45 46
TRUE =PCIE_EXCARD_D2R_P	45 46
TRUE PCIE_CLK100M_EXCARD_P	34 45
TRUE PCIE_CLK100M_EXCARD_N	34 45
TRUE =PCIE_MINI_R2D_N	45 46
TRUE =PCIE_MINI_R2D_P	45 46
TRUE =PCIE_MINI_D2R_N	45 46
TRUE =PCIE_MINI_D2R_P	45 46
TRUE PCIE_CLK100M_MINI_P	34 45
TRUE PCIE_CLK100M_MINI_N	34 45
TRUE =SMBUS_LIO_SMC_SCL	27 45
TRUE =SMBUS_LIO_SMC_SDA	27 45
TRUE =SMBUS_LIO_SB_SCL	27 45
TRUE =SMBUS_LIO_SB_SDA	27 45
TRUE PCIE_WAKE_L	23 37 45

Left I/O Power Connector

FUNC_TEST	
TRUE =PPBUS_G3H_LIO_CONN	63 64
TRUE GND	

Request for at least 10 GND test points
NOTE: 10 additional GND test points are called out separately in these notes.


Functional / ICT Test

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	5	104	



USB Port "A" (Debug Port) = Right USB 2.0 Port

44 =USB2_RT_P == USB2_RT_P == USB_A_P 22
 MAKE_BASE=TRUE
 44 =USB2_RT_N == USB2_RT_N == USB_A_N 22
 MAKE_BASE=TRUE
 44 =RTUSB_OC_L == RTUSB_OC_L == USB_A_OC_L 22
 MAKE_BASE=TRUE

USB Port "B" = Trackpad (Geyser)

43 =USB_TRACKPAD_P == USB_TRACKPAD_P == USB_B_P 22
 MAKE_BASE=TRUE
 43 =USB_TRACKPAD_N == USB_TRACKPAD_N == USB_B_N 22
 MAKE_BASE=TRUE
 UNUSED_USB_B_OC_L == USB_B_OC_L 22
 MAKE_BASE=TRUE

USB Port "C" = Left USB 2.0 Port

45 =USB2_LT_P == USB2_LT_P == USB_C_P 22
 MAKE_BASE=TRUE
 45 =USB2_LT_N == USB2_LT_N == USB_C_N 22
 MAKE_BASE=TRUE
 45 =LTUSB_OC_L == USB_C_OC_L 22
 MAKE_BASE=TRUE

USB Port "D" = Camera

43 =USB2_CAMERA_P == USB2_CAMERA_P == USB_D_P 22
 MAKE_BASE=TRUE
 43 =USB2_CAMERA_N == USB2_CAMERA_N == USB_D_N 22
 MAKE_BASE=TRUE
 UNUSED_USB_D_OC_L == USB_D_OC_L 22
 MAKE_BASE=TRUE

USB Port "E" = ExpressCard

45 =USB2_EXCARD_P == USB2_EXCARD_P == USB_E_P 22
 MAKE_BASE=TRUE
 45 =USB2_EXCARD_N == USB2_EXCARD_N == USB_E_N 22
 MAKE_BASE=TRUE
 45 =EXCARD_OC_L == USB_E_OC_L 22
 MAKE_BASE=TRUE

USB Port "F" = IR Receiver

76 =USB_IR_P == USB_IR_P == USB_F_P 22
 MAKE_BASE=TRUE
 76 =USB_IR_N == USB_IR_N == USB_F_N 22
 MAKE_BASE=TRUE

USB Port "G" = Bluetooth (M13P)

76 =USB_BT_P == USB_BT_P == USB_G_P 22
 MAKE_BASE=TRUE
 76 =USB_BT_N == USB_BT_N == USB_G_N 22
 MAKE_BASE=TRUE

USB Port "H" = Reserved (PCI-E Mini Card)

TP_USB2_HP == USB_H_P 22
 MAKE_BASE=TRUE
 TP_USB2_HN == USB_H_N 22
 MAKE_BASE=TRUE

Trace deleted to make room for other diffpairs over RAM connector.



Ethernet Power Management Support

ENET_LOM_DISABLE

R0600

SB_GPIO30 1 0 2 37 ENET_LOM_DIS_L

NOTE: BOM options "USB_G_OC_PU" and "ENET_LOM_DISABLE" are mutually-exclusive.



Signal Aliases

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	6	104	



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB

SYNC_MASTER=M42 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	104
NONE	7		



=PPVCORE_S0_CPU (CPU CORE POWER)

=PP1V05_S0_CPU (CPU IO POWER 1.05V)

[VCCA=1.5 ONLY]
=PP1V5_S0_CPU (CPU INTERNAL PLL POWER 1.5V)

VID FOR CPU POWER SUPPLY
IF NO USE, NEED PULL-UP OR PULL-DOWN

LAYOUT NOTE:
PROVIDE A TEST POINT (WITH NO STUB)
TO CONNECT A DIFFERENTIAL PROBE
BETWEEN VCCSENSE AND VSSSENSE AT THE
LOCATION WHERE THE TWO 54.9 OHM
RESISTORS TERMINATE THE 55 OHM
TRANSMISSION LINE

LAYOUT NOTE: CONNECT R0803 TO TP_VCCSENSE WITH NO STUB

LAYOUT NOTE: CPU_VCCSENSE_P/CPU_VCCSENSE_N USE ZO=27.4 OHM DIFFERENTIAL TRACE ROUTING

LAYOUT NOTE: VCCSENSE AND VSSSENSE LINES SHOULD BE OF EQUAL LENGTH


OMIT

A4	vss_1	U0700	P6
A8	vss_2	YONAH	P21
A11	vss_3	YONAH	P24
A14	vss_4	YONAH	R2
A16	vss_5	YONAH	R5
A19	vss_6	YONAH	R22
A23	vss_7	YONAH	R25
A26	vss_8	YONAH	T1
B6	vss_9	YONAH	T4
B8	vss_10	YONAH	T23
B11	vss_11	YONAH	T26
B13	vss_12	YONAH	U3
B16	vss_13	YONAH	U6
B19	vss_14	YONAH	U21
B21	vss_15	YONAH	U24
B24	vss_16	YONAH	V2
C5	vss_17	YONAH	V5
C8	vss_18	YONAH	V22
C11	vss_19	YONAH	V25
C14	vss_20	YONAH	W1
C16	vss_21	YONAH	W4
C19	vss_22	YONAH	W23
C2	vss_23	YONAH	W26
C22	vss_24	YONAH	Y3
C25	vss_25	YONAH	Y6
D1	vss_26	YONAH	Y21
D4	vss_27	YONAH	Y24
D8	vss_28	YONAH	AA2
D11	vss_29	YONAH	AA5
D13	vss_30	YONAH	AA8
D16	vss_31	YONAH	AA11
D19	vss_32	YONAH	AA14
D23	vss_33	YONAH	AA16
D26	vss_34	YONAH	AA19
E3	vss_35	YONAH	AA22
E6	vss_36	YONAH	AA25
E8	vss_37	YONAH	AB1
F11	vss_38	YONAH	AB4
F14	vss_39	YONAH	AB8
F16	vss_40	YONAH	AB11
F19	vss_41	YONAH	AB13
E21	vss_42	YONAH	AB16
E24	vss_43	YONAH	AB19
F5	vss_44	YONAH	AB23
F8	vss_45	YONAH	AB26
F11	vss_46	YONAH	AC3
F13	vss_47	YONAH	AC6
F16	vss_48	YONAH	AC8
F19	vss_49	YONAH	AC11
F2	vss_50	YONAH	AC14
F22	vss_51	YONAH	AC16
F25	vss_52	YONAH	AC19
G4	vss_53	YONAH	AC21
G1	vss_54	YONAH	AC24
G23	vss_55	YONAH	AD2
G26	vss_56	YONAH	AD5
H3	vss_57	YONAH	AD8
H6	vss_58	YONAH	AD11
H21	vss_59	YONAH	AD13
H24	vss_60	YONAH	AD16
J2	vss_61	YONAH	AD19
J5	vss_62	YONAH	AD22
J22	vss_63	YONAH	AD25
J25	vss_64	YONAH	AE1
K1	vss_65	YONAH	AE4
K4	vss_66	YONAH	AE8
K23	vss_67	YONAH	AE11
K26	vss_68	YONAH	AE14
L3	vss_69	YONAH	AE16
L6	vss_70	YONAH	AE19
L21	vss_71	YONAH	AE23
L24	vss_72	YONAH	AE26
M2	vss_73	YONAH	AF3
M5	vss_74	YONAH	AF6
M22	vss_75	YONAH	AF8
M25	vss_76	YONAH	AF11
N1	vss_77	YONAH	AF13
N4	vss_78	YONAH	AF16
N23	vss_79	YONAH	AF19
N26	vss_80	YONAH	AF21
P3	vss_81	YONAH	AF24


CPU 2 OF 2-PWR/GND
 SYNC_MASTER=M42 SYNC_DATE=11/16/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	8	104	


CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling




VCCP (CPU I/O) Decoupling



CPU VCORE VID Connections

Resistors to allow for override of CPU VID
Will probably be removed before production



CPU Decoupling & VID

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 9 OF 104		
NONE			

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

CPU ZONE THERMAL SENSOR



LAYOUT NOTE:
ADD GND GUARD TRACE
FOR CPU_THERMD_P AND
CPU_THERMD_N

LAYOUT NOTE:
ROUTE CPU_THERMD_P AND
CPU_THERMD_N ON SAME
LAYER.
10 MIL TRACE
10 MIL SPACING

PLACEHOLDER ADT7461A
CRITICAL1

PLACE U1001 NEAR THE U1200

CPU MISC1-TEMP SENSOR

SYNC_MASTER=M42 SYNC_DATE=10/07/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	10	104	


CPU ITP700FLEX DEBUG SUPPORT



CPU ITP700FLEX DEBUG
SYNC_MASTER=MSYNC_DATE=10/12/2005



NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	11 OF 104



OMIT
 U1200
 945GM
 NB
 BGA
 (1 OF 10)

Host Signal	Host Pin	Chip Signal	Chip Pin
HA3*	H9	FSB A L<3>	H9
HA4*	C9	FSB A L<4>	H10
HA5*	E11	FSB A L<5>	H11
HA6*	G11	FSB A L<6>	H12
HA7*	F11	FSB A L<7>	H13
HA8*	G12	FSB A L<8>	H14
HA9*	F9	FSB A L<9>	H15
HA10*	H11	FSB A L<10>	H16
HA11*	J12	FSB A L<11>	H17
HA12*	G14	FSB A L<12>	H18
HA13*	D9	FSB A L<13>	H19
HA14*	J14	FSB A L<14>	H20
HA15*	H13	FSB A L<15>	H21
HA16*	J15	FSB A L<16>	H22
HA17*	F14	FSB A L<17>	H23
HA18*	D12	FSB A L<18>	H24
HA19*	A11	FSB A L<19>	H25
HA20*	C11	FSB A L<20>	H26
HA21*	A12	FSB A L<21>	H27
HA22*	A13	FSB A L<22>	H28
HA23*	E13	FSB A L<23>	H29
HA24*	G13	FSB A L<24>	H30
HA25*	F12	FSB A L<25>	H31
HA26*	B12	FSB A L<26>	H32
HA27*	B14	FSB A L<27>	H33
HA28*	C12	FSB A L<28>	H34
HA29*	A14	FSB A L<29>	H35
HA30*	C14	FSB A L<30>	H36
HA31*	D14	FSB A L<31>	H37
HADS*	E8	FSB ADS L	H38
HADSTB0*	B9	FSB ADSTB L<0>	H39
HADSTB1*	C13	FSB ADSTB L<1>	H40
HAVREF	J13	NB FSB VREF	H41
HBNR*	C6	FSB BNR L	H42
HBPRI*	F6	FSB BPRI L	H43
HBREQ0*	C7	FSB BREQ0 L	H44
HCPUST*	B7	FSB CPUST L	H45
HDBSY*	A7	FSB DBSY L	H46
HDEFER*	C3	FSB DEFER L	H47
HDPWR*	J9	FSB DPWR L	H48
HDRDY*	H8	FSB DRDY L	H49
HDRVREF	K13		H50
HDINV0*	J7	FSB DINV L<0>	H51
HDINV1*	M8	FSB DINV L<1>	H52
HDINV2*	U3	FSB DINV L<2>	H53
HDINV3*	AB10	FSB DINV L<3>	H54
HDSTBN0*	K4	FSB DSTBN L<0>	H55
HDSTBN1*	T7	FSB DSTBN L<1>	H56
HDSTBN2*	Y5	FSB DSTBN L<2>	H57
HDSTBN3*	AC4	FSB DSTBN L<3>	H58
HDSTBP0*	K3	FSB DSTBP L<0>	H59
HDSTBP1*	T6	FSB DSTBP L<1>	H60
HDSTBP2*	AA5	FSB DSTBP L<2>	H61
HDTSBP3*	AC5	FSB DSTBP L<3>	H62
HHIT*	D3	FSB HIT L	H63
HHITM*	D4	FSB HITM L	H64
HLOCK*	B3	FSB LOCK L	H65
HREQ0*	D8	FSB REQ L<0>	H66
HREQ1*	G8	FSB REQ L<1>	H67
HREQ2*	B8	FSB REQ L<2>	H68
HREQ3*	F8	FSB REQ L<3>	H69
HREQ4*	A8	FSB REQ L<4>	H70
HRS0*	B4	FSB RS L<0>	H71
HRS1*	E6	FSB RS L<1>	H72
HRS2*	D6	FSB RS L<2>	H73
HSLPCPU*	E3	FSB SLPCPU L	H74
HTRDY*	E7	FSB TRDY L	H75
NB FSB XRCOMP	E1	HXRCOMP	H76
NB FSB XSCOMP	E2	HXSCOMP	H77
NB FSB XSWING	E4	HXSWING	H78
NB FSB YRCOMP	Y1	HYRCOMP	H79
NB FSB YSCOMP	U1	HYSCOMP	H80
NB FSB YSWING	W1	HYSWING	H81
FSB CLK NB P	AG2	HCLKIN	H82
FSB CLK NB N	AG1	HCLKIN*	H83



NB CPU Interface

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	104
NONE	12		

LVDS Disable

Can leave all signals NC if LVDS is not implemented
Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used
VCCD_LVDS must remain powered with proper decoupling.
Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC



Unused DAC outputs must remain powered, but can omit
filtering components. Unused DAC outputs should
connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail.
Tie VCCD_TV DAC, VCCD_QTV DAC, VCCA_TV DACx, and
VCCA_TV BG to 1.5V power rail. Tie VSSA_TV BG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie
HSYNC and VSYNC to GND. Tie VCCA_CRT DAC to VCC Core
rail, and tie VSSA_CRT DAC and VCC_SYNC to GND.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL


SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 13 OF 104		
NONE			




NB Misc Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	14 OF 104



NB DDR2 Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHEET 15 OF 104	

NCTF balls are Not Critical To Function

These connections can break without impacting part performance.

U1200 945GM NB BGA (7 OF 10)

NCTF




1.05V, Internal Graphics: 3500mA Max
 1.05V, External Graphics: 1500mA Max
 1.5V, Internal Graphics: 5500mA Max

1.8V Max Current
 Speed 1 Channel 2 Channel
 400MTs 1300mA 2400mA
 533MTs 1500mA 2800mA
 667MTs 1700mA 3200mA

NB Power 1
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 16 OF 104		
NONE			



NB Power 2
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHEET 17 OF 104	



NB Grounds

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART











APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHIT 18	OF 104

Power Interface


These are the power signals that leave the NB "block"

Rail Totals:

2310mA Max?	=PPVCORE_S0_NB	1500mA Max
	=PP1V05_S0_FSB_NB	10mA Max?
	=PP1V05_S0_NB_VTT	800mA Max
	=PP1V05_S0_NB_CRT	?mA Max
3674mA Max	=PP1V5_S0_NB	?mA Max
	=PP1V5_S0_NB_3G	>1500mA Max
	=PP1V5_S0_NB_3GPLL	
	=PP1V5_S0_NB_PCIE	?mA Max
	=PP1V5_S0_NB_PLL	100mA Max
	=PP1V5_S0_NB_TVDAC	24mA Max
	=PP1V5_S0_NB_VCCD_HMPLL	150mA Max
	=PP1V5_S0_NB_VCCAUX	1900mA Max
3200mA Max	=PP1V8_S3_MEM_NB	3200mA Max
132mA Max	=PP2V5_S0_NB_VCCSYN	70mA Max
	=PP2V5_S0_NB_VCC_TXLVDS	60mA Max
	=PP2V5_S0_NB_VCCA_3GBG	2mA Max
40mA Max?	=PP3V3_S0_NB	?mA Max
	=PP3V3_S0_NB_VCC_HV	40mA Max



NB (GM) Decoupling
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB_CFG<3>	RESERVED
-----------	----------

Internal pull-ups

NB_CFG<13:12>	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal Operation
---------------	--

NB_CFG<4>	RESERVED
-----------	----------

NB_CFG<14>	RESERVED
------------	----------

¹⁴ NB_CFG<5>
Internal pull-up

NB_CFG<5>	High = DMIx4 DMI x2 Select Low = DMIx2
-----------	--

PROBABLY NOT NEEDED

NBCFG_DMI_X2
¹R2075
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<15>	RESERVED
------------	----------

NB_CFG<6>	RESERVED
-----------	----------

¹⁴ NB_CFG<16>
Internal pull-up

NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
------------	--

NBCFG_DYN_ODT_DISABLE
¹R2085
2.2K
5%
1/16W
MF-LF
2402

¹⁴ NB_CFG<7>
Internal pull-up

NB_CFG<7>	High = Mobile CPU CPU Strap Low = RESERVED
-----------	--

NO STUFF

¹R2077
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<17>	RESERVED
------------	----------

NB_CFG<8>	RESERVED
-----------	----------

¹⁴ NB_CFG<18>
Internal pull-down

NB_CFG<18>	High = 1.5V VCC Select Low = 1.05V
------------	--

=PP3V3_S0_NB
NBCFG_VCC_1V5
¹R2058
2.2K
5%
1/16W
MF-LF
2402

¹⁴ NB_CFG<9>
Internal pull-up

NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
-----------	---

NBCFG_PEG_REVERSE
¹R2079
2.2K
5%
1/16W
MF-LF
2402

¹⁴ NB_CFG<19>
Internal pull-down

NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
------------	---

=PP3V3_S0_NB
NBCFG_DMI_REVERSE
¹R2059
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<10>	RESERVED
------------	----------

945 External Design Spec says reserved

¹⁴ NB_CFG<20>
Internal pull-down

NB_CFG<20>	High = Both active PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1
------------	---

=PP3V3_S0_NB
NBCFG_SDVO_AND_PCIE
¹R2060
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<11>	RESERVED
------------	----------

PROBABLY NOT NEEDED

NB Config Straps
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	20	104	



NOTE:
POR IS SMC WILL PUT LAN INT'F
INTO RESET STATE TO SAVE PWR.
INTEL CONFIRMS OK TO LEAVE PINS

NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4






SYNC_MASTER=M38 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	21	104	





NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SHT 22 OF 104		





NOTE FOR R2323 (DEF=NOSTUFF)
STRAPPING @ PWRK RISING:
SE WILL DISABLE TCO TIMER
SYSTEM REBOOT FEATURE


NOTE FOR GPIO25:
- HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS
- CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)

NOTE:
SV_SET_UP IS LINDACARD DETECT
HI = PRESENT
LO = NOT PRESENT

LAYOUT NOTE:
PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4
SYNC_MASTER=M38 SYNC_DATE=11/16/2005
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	23 OF 104



U2100 ICH7-M SB BGA (5 OF 6)

VSS

U2100 ICH7-M SB BGA (5 OF 6)

NOTE FOR VCCLAN_3_3: S3 IF INTERNAL LAN IS USED S0 OR S3 IF NOT

NOTE: VCC3_3/VCC3_3_3 AND VCCSUS3_3/VCCSUS3_3 CAN BE 1.5V OR 3.3V DEPENDING ON VIO OF AZALIA INTERFACE CODEC IC'S CONSIDERED SO FAR ARE 3.3V

PP3V3 S0 SB VCC3_3 =PP3V3 S0 SB VCC3_3

PP1V5 S0 SB VCC1_5 =PP1V5 S0 SB VCC1_5

PP3V3 S5 SB VCC3_3 =PP3V3 S5 SB VCC3_3

PP1V5 S0 SB VCC1_5 =PP1V5 S0 SB VCC1_5

PP3V3 S5 SB VCCSUS3_3 =PP3V3 S5 SB VCCSUS3_3


PP1V5 S0 SB VCC1_5 =PP1V5 S0 SB VCC1_5

VOLTAGE GENERATED INTERNALLY SO NO CONNECT HERE

VOLTAGE GENERATED INTERNALLY SO NO CONNECT HERE

SB: 4 OF 4 SYNC_MASTER=M38 SYNC_DATE=11/16/2005 NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	24	104	




SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	25	104	

RTC Battery Connector





518S0226

NOTE: R2607 and D2600 form the double-fault protection for RTC battery.




Signal	Resistor	Value
PCI_FRAME L	R2623	8.2K
PCI_IRDY L	R2624	8.2K
PCI_TRDY L	R2625	8.2K
PCI_STOP L	R2626	8.2K
PCI_SERR L	R2627	8.2K
PCI_DEVSEL L	R2628	8.2K
PCI_PERR L	R2630	8.2K
PCI_LOCK L	R2629	8.2K
PCI_REQ0 L	R2632	8.2K
PCI_REQ1 L	R2631	8.2K
PCI_REQ2 L	R2633	8.2K
PCI_REQ3 L	R2634	8.2K
INT_PIRQ0 L	R2637	8.2K
INT_PIRQ1 L	R2636	8.2K
INT_PIRQ2 L	R2638	8.2K
INT_PIRQ3 L	R2639	8.2K
SB_GPIO2	R2640	8.2K
SB_GPIO3	R2642	8.2K
SB_GPIO4	R2641	8.2K

SB RTC Crystal Circuit




This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.


Platform Reset Connections



Initial resistor values are based on CRB, but may change after characterization.




1G00 used as small & cheap inverter



SB Misc
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	26	104	



M1 SMBus Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	27	104	


Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	28	104	D


Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA



BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



"Upper" (thru-hole) slot

DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SHT 29	OF 104	SIZE D	DRAWING NUMBER 051-7099	REV. D
			APPLE COMPUTER INC.		

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	30	104	

8

7

6

5

4

3

2

1

Page Notes


Power aliases required by this page:

- =PP5V_S0_MEMVTT
- =PP1V8_S0_MEMVTT
- =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

DDR2 Vtt Regulator



Memory Vtt Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	D
SCALE	SHT	OF
NONE	31	104



DDR2 Vref

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHT 32	OF 104



(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

(FROM ICH7 GPIO18 STPPCI*)
(FROM ICH7 GPIO20 STPCPU*)

(CPU HOST 133/167MHZ)

(GMCH HOST 133/167MHZ)

(ITP HOST 133/167MHZ)

(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)

(GPU PCI-E 100 MHZ)

NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?
(ICH7M DMI 100 MHZ)

(FOR PCI-E CARD)

(ICH SATA 100 MHZ)
(FROM ICH7 GPIO35 SIGNAL NAME WILL BE CHANGED TO SIO REMOVE 100M FROM SIGNAL NAME)

(GMCH G_CLKIN 100 MHZ)

(FROM GMCH CLK_REQ*)

(WIRELESS PCI-E 100 MHZ)

(NOT USED)

(GIGA LAN PCI-E 100 MHZ)

(GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)


(FROM CPU VCORE PWR GOOD)

(ICH7M USB 48MHZ)

(ICH7M, SIO, LPC REF. 14.318MHZ)

FCTSEL	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11	
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST*	FOR INT. GRAPHIC SYSTEM
0	1	DOT96T	DOT96C	SRCT0	SRCC0	
1	0	27M_NON-SPREAD	27M_SPREAD	SRCT0	SRCC0	* FOR EXT. GRAPHIC SYSTEM
1	1	OFF	LOW	SRCT0	SRCC0	

CLOCKS
 SYNC_MASTER=MSYNC_DATE=10/12/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
0	0	1	1	133M
0	1	0	0	166M
0	1	1	1	200M
1	0	0	0	100M
1	0	1	1	333M
1	1	0	0	400M
1	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	D
SCALE	SHT	OF
NONE	34	104

8

7

6

5

4

3


2

1

D

D


TPM Crystal Circuit



C

C

SMC G3Hot Oscillator



B

B

A

A

8

7

6

5

4

3

2

1

Mobile Clocking

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	37	104	

IDE (ODD) Connector




- 21 SATA A R2D C P == TP SATA A R2DP MAKE_BASE=TRUE
- 21 SATA A R2D C N == TP SATA A R2DN MAKE_BASE=TRUE
- 21 SATA A D2R P == TP SATA A D2RP MAKE_BASE=TRUE
- 21 SATA A D2R N == TP SATA A D2RN MAKE_BASE=TRUE



Placement note
Place within 12.7mm
from ball of SB

PATA Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	38		104



ETHERNET CONTROLLER
 SYNC_MASTER=M42 SYNC_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHEET 41 OF 104	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
	ENETCONN	ENET_100D


Page Notes

Power aliases required by this page:
 - =PP2V5_ENET
 - =GND_CHASSIS_ENET

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	42		104

Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	3.3V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

When ENETPWR_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

Yukon Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	43	104	

PAGE NOTES

INPUT
=PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT


PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT

PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIROD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

PAGE HISTORY

5/18/2005 - FIRST REVISION OF PAGE
6/22/2005 - BGA VERSION OF FW32306 ADDED
6/22/2005 - CHANGED PIN # TO INT_PIROD (PER ARCHITECTURAL DEFINITION)
6/22/2005 - CHANGED PIN # TO PCI_PERR (PER ARCHITECTURAL DEFINITION)
6/22/2005 - CHANGED REQ3_GNT TO REQ3_PERR (PER ARCHITECTURAL DEFINITION)
6/22/2005 - ADDED CLK_PME - DOWN ON BGA3 AND REMOVED CONNECTION TO PLT_RST_L
6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
6/22/2005 - REMOVED CLK_PME - BGA3 NAME TO BE BGA3 USE COMPLIANT
6/22/2005 - REMOVED CLK_PME - BGA3 NAME TO BE BGA3 USE COMPLIANT
6/22/2005 - BEING OUT PCI CONNECTION TO BE CONNECTED ON PORT PAGE
7/26/2005 - CONNECTED PIN E10 TO GND



CONNECT TO VDD FOR 3.3V OPERATION

CRITICAL
U4400
FW32306
BGA
OMIT

197S0178 3.2MMX2.5MM
CRITICAL

NEED TO CHECK CRYSTAL LOAD CAPACITANCE

SPEC RECOMMENDS

R4452 1 49K
R4420 1 510K
R4420 2 16W

DUAL PORT DEVICES ARE POWER CLASS 4 ('100')
SINGLE PORT DEVICES ARE POWER CLASS 0 ('000')

LOW = NOT BUS MANAGER
LOW = PCI OPERATION

MANUFACTURING TEST PINS

THIS IS FROM ICH7M

FIREWIRE CONTROLLER
SYNC_MASTER=(M42) SYNC_DATE=08/29/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc. logo and drawing information: DRAWING NUMBER 051-7099, SCALE NONE, SHEET 44 OF 104.


Page Notes

Power aliases required by this page:
 - =PPBUS_S0_FWPWSW (system supply for bus power)
 - =PP3V3_S0_FWPORTPWSW


Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)

Port Power Switch



FireWire Port Current Sense



FireWire Port Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	45	104	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

Page Notes

Power aliases required by this page:
 - =PPFW_PORT1
 - =PP3V3_S5_FWLATEVG
 - =GND_CHASSIS_FW_PORT1


Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)




"Snapback" & "Late VG" Protection




2nd TPA/TPB pair unused 3rd TPA/TPB pair unused

- | | |
|---|---|
| 40 FW_B TPBIAS == NC FW_B TPBIAS
MAKE_BASE=TRUE
NO_TEST=YES | 40 FW_C TPBIAS == NC FW_C TPBIAS
MAKE_BASE=TRUE
NO_TEST=YES |
| 40 FW_B TPA P == NC FW_B TPAP
MAKE_BASE=TRUE
NO_TEST=YES | 40 FW_C TPA P == NC FW_C TPAP
MAKE_BASE=TRUE
NO_TEST=YES |
| 40 FW_B TPA N == NC FW_B TPAN
MAKE_BASE=TRUE
NO_TEST=YES | 40 FW_C TPA N == NC FW_C TPAN
MAKE_BASE=TRUE
NO_TEST=YES |
| 40 FW_B TPB P == NC FW_B TPBP
MAKE_BASE=TRUE
NO_TEST=YES | 40 FW_C TPB P == NC FW_C TPBP
MAKE_BASE=TRUE
NO_TEST=YES |
| 40 FW_B TPB N == NC FW_B TPBN
MAKE_BASE=TRUE
NO_TEST=YES | 40 FW_C TPB N == NC FW_C TPBN
MAKE_BASE=TRUE
NO_TEST=YES |




FW Power Class Strap

Single-port system sets PC=0



Late-VG Protection Power



FireWire Ports

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	46	104	

8

7

6

5

4

3


2

1

D

D


Top-Case Connector



C

C

Camera Connector



B

B

A

A

Internal USB Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHEET		OF
NONE	49		104

8

7

6

5


4

3


2

1

Port Power Switch



Right USB Port



Place L5200, L5205 and L5206 across moat

External USB Connector


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	52		104

Left I/O Board Connector



Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	55	104	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



PCI-E Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHT 57 OF 104	

8

7

6

5

4

3

2


1

UNUSED PINS HAVE THE FORMAT
PXX WHERE PXX IS THE PORT NUMBER.
THEY ARE EITHER BY SOFTWARE THEY
CAN BE LEFT UNCONNECTED.

Pin list for U5800 SMC_H8S2116 BGA (1 OF 4). Includes pins like PM LAN ENABLE, SMC_RSTGATE L, ALL SYS PWRGD, RSMRST_PWRGD, SMC_SB_NMI, PM_RSMRST_L, IMVP_VR_ON, PM_PWRBTN_L, SMC_P20 through P27, LPC AD<0> through AD<3>, LPC FRAME L, SMC_LRESET_L, PCI_CLK_SMC, INT_SERIRQ, SMC_XDP_TMS, SMC_SYS_LED_16B, SMB_BSB_DATA, SMC_TPM_PP, SMC_XDP_TRST_L, SMC_XDP_TCK, SMC_SYS_LED, SMC_SYS_KBDLED, SMC_TX_L, SMC_RX_L, SMB_0_S0_CLK.

Pin list for U5800 SMC_H8S2116 BGA (2 OF 4). Includes pins like SMC_RCIN_L, BOOT_LPC_SPI_L, PM_SYSRST_L, SMC_TPM_RESET_L, PM_EXITS_L, PM_THRM_L, SYS_ONEWIRE, PM_BATLOW_L, SMC_EXTSMI_L, SMC_RUNTIME_SCI_L, SMC_ODD_DETECT, ISENSE_CAL_EN, SMC_EXCARD_CP, SMC_EXCARD_PWR_EN, SMC_EXCARD_OC_L, SMC_XDP_TDO_3_3, SMC_FAN_0_CTL, SMC_FAN_1_CTL, SMC_FAN_2_CTL, SMC_FAN_3_CTL, SMC_FAN_0_TACH, SMC_FAN_1_TACH, SMC_FAN_2_TACH, SMC_FAN_3_TACH, SMS_X_AXIS, SMS_Y_AXIS, SMS_Z_AXIS, SMC_ANALOG_ID, SMC_NB_ISENSE, SMC_MEM_ISENSE, ALS_LEFT, ALS_RIGHT.


Pin list for U5800 SMC_H8S2116 BGA (4 OF 4). Includes pins like G3-NC0, H3-NC1, K3-NC2, L3-NC3, N4-NC4, M5-NC5, N7-NC6, M12-NC7, M13-NC8, L12-NC9, K15-NC10, J14-NC11, NC12-E15, NC13-A14, NC14-C12, NC15-C10, NC16-C5, NC17-A3, NC18-B8, NC19-E4, NC20-H4, NC21-M9, NC22-N8.



SMC
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC. (Logo)
SIZE: D
DRAWING NUMBER: 051-7099
SCALE: NONE
SHT: 58 OF 104
REV.: D

SMC Reset Button / Brownout Detect




Silk: "SMC_RST"

SMC Crystal Circuit




Debug Power Button

Silk: "PWR_BTN"




SMC AVREF Supply




- SMC_CPU_INIT_3_3_L == FWH_INIT_L
- SMC_NB_ISENSE == SMC_P1V05S0_ISENSE
- SMC_MEM_ISENSE == SMC_P1V8S3_ISENSE
- PM_EXTTTS_L == DIMM_OVERTEMP_L
- SMC_SYS_LED == TP_SMC_SYS_LED
- SMC_ANALOG_ID == TP_SMC_ANALOG_ID
- SMC_BATT_VSET == TP_SMC_BATT_VSET
- SMC_SYS_VSET == TP_SMC_SYS_VSET
- SMC_FAN_2_CTL == TP_SMC_FAN_2_CTL
- SMC_FAN_2_TACH == TP_SMC_FAN_2_TACH
- SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- SMC_XDP_TCK == TP_SMC_XDP_TCK
- SMC_XDP_TDO_L == TP_SMC_XDP_TDO_L
- SMC_XDP_TMS == TP_SMC_XDP_TMS
- SMC_XDP_TRST_L == TP_SMC_XDP_TRST_L
- SMC_P20 == TP_SMC_P20
- SMC_P21 == TP_SMC_P21
- SMC_P22 == TP_SMC_P22
- SMC_P23 == TP_SMC_P23
- SMC_P26 == TP_SMC_P26
- SMC_P27 == TP_SMC_P27
- SMC_PF0 == TP_SMC_PF0
- SMC_PF1 == TP_SMC_PF1

SMC 1.05V to 3.3V Level Shifting




SMC 3.3V to 1.05V Level Shifting




- SMC_TPM_GPIO1 == TPM_GPIO1
- SMC_TPM_GPIO2 == TPM_GPIO2
- SMC_TPM_PP == TPM_PP
- SC_RX_L == SMC_RX_L
- SC_TX_L == SMC_TX_L
- SMC_EXCARD_OC_L == EXCARD_OC_L

SMC PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation




System (Sleep) LED Circuit



- PP3V3_S5_SMC
- PP3V3_S3_TPM
- PP3V3_S3_SMS
- SMS_INT_L == R5930
- SMC_TPM_RESET_L == R5931
- SMC_ONOFF_L == R5932
- SMC_LID == R5933
- SMC_FWE == R5934
- SMC_TX_L == R5935
- SMC_RX_L == R5936
- ONEWIRE_PU == R5937
- SMC_BS_ALERT_L == R5938
- SMC_TMS == R5939
- SMC_TDO == R5940
- SMC_TDI == R5941
- SMC_TCK == R5942
- SMC_CPU_RESET_3_3_L == R5980
- SMC_XDP_TCK_3_3 == R5981
- SMC_XDP_TDO_3_3 == R5982
- SMC_BATT_TRICKLE_EN_L == R5943
- SMC_BATT_CHG_EN == R5944
- SMC_ADAPTER_EN == R5945
- SMC_CASE_OPEN == R5946
- SMC_BC_ACOK == R5947
- SMC_EXCARD_CP == R5948
- PM_SUS_STAT_L == R5983
- PM_SLP_S5_L == R5984

SMC Support
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	59	104	



LPC+ Debug Connector

SYNC_MASTER=M42 SYNC_DATE=07/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHEET 60	OF 104

GPU / Heat Pipe Thermal Sensor




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,0,1/16W,0402	C6120	CRITICAL	HSTHMSNS_NOT

Right-Side/Fin Stack Thermal Sensor




CPU Back-Up Thermal Diode




Thermal Sensors
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	61	104	


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




FireWire Current Sense Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.8V S3 (Memory) Current Sense Filter




1.05V S0 (NB) Current Sense Filter



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits




Current & Voltage Sensing

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	62 OF 104




R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)
 R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM


SPI BOOTROM
 SYNC_MASTER=MSYNC_DATE=11/16/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	63		104


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	64	104	



Fan Connectors


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHT 65	OF 104



Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:




M1 placement: Bottom-side

Sudden Motion Sensor (SMS)
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	66	104	



LAYOUT NOTE:
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

TPM


SYNC_MASTER=M38 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	67	104	



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$
 $V_{offset} = (V_{drp_offset} * K_{droop}) + V_{amp_offset}$
 $Gain = R_c / (R_a + R_b)$
 $V_{offset \text{ worst-case}} \sim 2.3\text{mV} (+/- \sim 1\text{A offset})$
 $V_{out @ 36\text{A}} = 2.44\text{V} - 2.60\text{V}$


IMVP6 CPU VCore Regulator
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




Connect to RUNSS pins to control outputs.
 If unconnected, powers up with VIN.
 NOTE: Be aware of pull-ups to VIN on these signals.

$$V_{out} = 0.8V * (1 + R_a / R_b)$$

5V S3 FET



5V S0 FET



5V / 1.5V Power Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 76 OF 104		
NONE			


2.5V S3 Regulator




2.5V S0 FET



1.2V S3 Regulator



1.2V S0 FET



2.5V & 1.2V Regulators

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 77 OF 104		
NONE			



1.8V S3 Current Sense

Placement Note:
 Keep C7890, R7890,
 R7894 and R7897
 close to inductor



Vout = 1.83V
 17A max output
 (Q7820 limit)

$$V_{out} = 0.6V * (1 + R_a / R_b)$$

1.8V S0 FET

1.8V Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHEET 78 OF 104	




3.3V / 1.05V Power Supplies
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	79 OF 104


Power Control Signals



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




Unused PGOOD Signals

58 =P5VP1V5_PGOOD	= TP_P5V_P1V5_PGOOD
60 =P1V8S3_PGOOD	= TP_P1V8S3_PGOOD
	MAKE_BASE=TRUE
	MAKE_BASE=TRUE

Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation



3.3V G3Hot Supply & Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	104
NONE	80		



"S3AC" rail is ON in S3 on AC, OFF in S3 on battery

Power Aliases		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	81	104	

8

7

6

5

4

3


2

1

D

D


Left I/O Power Connector



C

C

Battery Connector (Digital Signals)



B

B

A

A

PBus-In & Battery Connectors
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	82	104	

8

7

6


5

4

3

2

1




Signal	U8400 M56P BGA (1 OF 7)	PCIE EXPRESS BUS INTERFACE
PEG R2D C P<0>	C8420 0.1uF	PCIE_RX0P
PEG R2D C N<0>	C8421 0.1uF	PCIE_RX0N
PEG R2D C P<1>	C8422 0.1uF	PCIE_RX1P
PEG R2D C N<1>	C8423 0.1uF	PCIE_RX1N
PEG R2D C P<2>	C8424 0.1uF	PCIE_RX2P
PEG R2D C N<2>	C8425 0.1uF	PCIE_RX2N
PEG R2D C P<3>	C8426 0.1uF	PCIE_RX3P
PEG R2D C N<3>	C8427 0.1uF	PCIE_RX3N
PEG R2D C P<4>	C8428 0.1uF	PCIE_RX4P
PEG R2D C N<4>	C8429 0.1uF	PCIE_RX4N
PEG R2D C P<5>	C8430 0.1uF	PCIE_RX5P
PEG R2D C N<5>	C8431 0.1uF	PCIE_RX5N
PEG R2D C P<6>	C8432 0.1uF	PCIE_RX6P
PEG R2D C N<6>	C8433 0.1uF	PCIE_RX6N
PEG R2D C P<7>	C8434 0.1uF	PCIE_RX7P
PEG R2D C N<7>	C8435 0.1uF	PCIE_RX7N
PEG R2D C P<8>	C8436 0.1uF	PCIE_RX8P
PEG R2D C N<8>	C8437 0.1uF	PCIE_RX8N
PEG R2D C P<9>	C8438 0.1uF	PCIE_RX9P
PEG R2D C N<9>	C8439 0.1uF	PCIE_RX9N
PEG R2D C P<10>	C8440 0.1uF	PCIE_RX10P
PEG R2D C N<10>	C8441 0.1uF	PCIE_RX10N
PEG R2D C P<11>	C8442 0.1uF	PCIE_RX11P
PEG R2D C N<11>	C8443 0.1uF	PCIE_RX11N
PEG R2D C P<12>	C8444 0.1uF	PCIE_RX12P
PEG R2D C N<12>	C8445 0.1uF	PCIE_RX12N
PEG R2D C P<13>	C8446 0.1uF	PCIE_RX13P
PEG R2D C N<13>	C8447 0.1uF	PCIE_RX13N
PEG R2D C P<14>	C8448 0.1uF	PCIE_RX14P
PEG R2D C N<14>	C8449 0.1uF	PCIE_RX14N
PEG R2D C P<15>	C8450 0.1uF	PCIE_RX15P
PEG R2D C N<15>	C8451 0.1uF	PCIE_RX15N

ATI M56 PCI-E
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

GPU VCore Current Sense

GPU VCore Supply



Placement Note:
Keep C8590, R8594, R8597 close to inductor.

Vout = 1.10V / 0.95V
17A max output
(Q8520 limit)


Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP voltage.
NOTE: BBP tracks VDDC based on GPU voltage GPIO.

$$V_{out}(low) = 0.6V * (1 + R_a / R_b)$$

$$V_{out}(high) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$



$$V_{out}(low) = 0.59V * (1 + R_a/R_b)$$


$$V_{out}(high) = 0.59V * (1 + R_a/R_{eq})$$

$$R_{eq} = R_b || R_c$$

For proper M56 power sequence, this pull-up must be powered before VCore
Pull-up voltage must be high enough to satisfy BBP FET Vgs (where Vs = 1.2V)
SI3446DV max Vgs is 1.6V
Vin must be > 2.8V

Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



Vout = -Vin * Rb / Ra
Recommended values:
Ra = Vin / 50 uA
Rb = -Vout / 50 uA

Vout = -0.55V
125mA max output
(Regulator limit)

GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 85 OF 104		
NONE			

Page Notes

Power aliases required by this page:


- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



ATI M56 Core Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	86 OF 104

Page Notes

Power aliases required by this page:
- =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
(NONE)




ATI M56 Frame Buffer I/F
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7099	D
SCALE	SHT	OF
NONE	87	104





ROMCFGID[3..0]
 0000 = 128MB
 0010 = 256MB
 0100 = 64MB
 0110 = Reserved

GPIO	Signal	Notes
GPU GPIO 0	IPD	Serial ROM
GPU GPIO 1	IPD	TESTIN[0]
GPU GPIO 2	VDD_VCL	TESTIN[1]
GPU GPIO 3	TESTIN[2]	Misc
GPU GPIO 4	IPD	TESTIN[3]
GPU GPIO 5	TESTIN[4]	Straps
GPU GPIO 6	TESTIN[5]	TX_PWRS_ENB
GPU GPIO 7	ENA_BL	TESTIN[6]
GPU GPIO 8	ROMSO	TESTIN[7]
GPU GPIO 9	IPD	TESTIN[8]
GPU GPIO 10	ROMSCK	TESTIN[9]
GPU GPIO 11	IPD	TESTIN[10]
GPU GPIO 12	IPD	TESTIN[11]
GPU GPIO 13	IPD	TESTIN[12]
GPU GPIO 14	TESTIN[13]	Reserved
GPU GPIO 15	TESTIN[14]	Reserved
GPU GPIO 16	SS_IN	Reserved
GPU GPIO 17	Thm Mon Int	Reserved
GPU GPIO 18	NC GPU GPIO 18	Reserved
GPU GPIO 19	NC GPU GPIO 19	Reserved
GPU GPIO 20	NC GPU GPIO 20	Reserved
GPU GPIO 21	NC GPU GPIO 21	Reserved
GPU GPIO 22	NC GPU GPIO 22	Reserved
GPU GPIO 23	NC GPU GPIO 23	Reserved
GPU GPIO 24	GPU MEM 256M	Reserved
GPU GPIO 25	NC GPU GPIO 25	Reserved
GPU GPIO 26	NC GPU GPIO 26	Reserved
GPU GPIO 27	GPU MEMID	Reserved
GPU GPIO 28	NC GPU GPIO 28	Reserved
GPU GPIO 29	NC GPU GPIO 29	Reserved
GPU GPIO 30	NC GPU GPIO 30	Reserved
GPU GPIO 31	NC GPU GPIO 31	Reserved
GPU GPIO 32	NC GPU GPIO 32	Reserved
GPU GPIO 33	NC GPU GPIO 33	Reserved
GPU GPIO 34	NC GPU GPIO 34	Reserved

Renamed signals

GPU CLK27M	GPU XTALIN
NC GPU XTALOUT	GPU XTALOUT
NC ATI ROMCS L	TP ATI ROMCS L
NC FB A MA12	TP FB A MA12
NC FB B MA12	TP FB B MA12
NC GPU GENERICA	GPU GENERICA
NC GPU GENERICB	GPU GENERICB
NC GPU GENERICC	GPU GENERICC
NC GPU VGA R	GPU VGA R
NC GPU VGA G	GPU VGA G
NC GPU VGA B	GPU VGA B
TP GPU VGA HSYNC	GPU VGA HSYNC
TP GPU VGA VSYNC	GPU VGA VSYNC
NC GPU TV Y	GPU TV Y
NC GPU TV C	GPU TV C
NC GPU TV COMP	GPU TV COMP
NC LVDS U DATAP<3>	LVDS U DATA P<3>
NC LVDS U DATAN<3>	LVDS U DATA N<3>
NC LVDS L DATAP<3>	LVDS L DATA P<3>
NC LVDS L DATAN<3>	LVDS L DATA N<3>
NC ATI DVPCLK	ATI DVPCLK
NC ATI DVPCNTL<2..0>	ATI DVPCNTL<2..0>
NC ATI DVPPDATA<15..0>	ATI DVPPDATA<15..0>

Unused signals

GPU BLON

TP GPU GPIO 10

NC GPU GPIO 14

GPU VCORE LOW


GPU CLK27MSS IN

NC GPU GPIO 17

Required for debug access

TP ATI DVPPDATA<23..16> = ATI DVPPDATA<23..16>

Also required: GPIO10 - GPIO13



GPU Straps

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PPIV8_S0_FB_VDD
- =PPIV8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.


GDDR3 Frame Buffer A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PPIV8_S0_FB_VDD
- =PPIV8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer B

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_GPIOS
 - =PP2V5_PVDD
 - =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
 - =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
 - =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:
 (NONE)



ATI M56 GPIO/DVO/Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	91	104	

Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	93	104	

LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	73 75
	VGA	VGA	GPU_G2	73 75
	VGA	VGA	GPU_B2	73 75
	LVDS	LVDS	LVDS_U_CLK_P	73 77
	LVDS	LVDS	LVDS_U_CLK_N	73 77
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	73 77
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	73 77
	LVDS	LVDS	LVDS_L_CLK_P	73 77
	LVDS	LVDS	LVDS_L_CLK_N	73 77
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	73 77
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	73 77
	LVDS	LVDS	LVDS_U_CLK_CONN_P	74 77
	LVDS	LVDS	LVDS_U_CLK_CONN_N	74 77
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0>	74 77
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0>	74 77
	LVDS	LVDS	LVDS_L_CLK_CONN_P	74 77
	LVDS	LVDS	LVDS_L_CLK_CONN_N	74 77
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0>	74 77
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0>	74 77
	TMDS	TMDS	TMDS_CLK_P	73 75 79
	TMDS	TMDS	TMDS_CLK_N	73 75 79
	TMDS	TMDS	TMDS_DATA_P<5..3>	73 75 79
	TMDS	TMDS	TMDS_DATA_N<5..3>	73 75 79
	TMDS	TMDS	TMDS_DATA_P<2..0>	73 75 79
	TMDS	TMDS	TMDS_DATA_N<2..0>	73 75 79



INVERTER INTERFACE



Internal Display Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 94 OF 104		
NONE			

TMDS Filtering

Place series R's and common-mode filtering close to GPU, common mode chokes near connector.




VGA SYNC BUFFERS



ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PART	VALUE
	SPACING	PHYSICAL		
	TMDS	TMDS	TMDS_CLK_R_P	75
	TMDS	TMDS	TMDS_CLK_R_N	75
	TMDS	TMDS	TMDS_DATA_R_P<5..0>	75
	TMDS	TMDS	TMDS_DATA_R_N<5..0>	75
	TMDSCONN	TMDSCONN	TMDS_CLK_F_P	75 79
	TMDSCONN	TMDSCONN	TMDS_CLK_F_N	75 79
	TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..0>	75 79
	TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..0>	75 79

ANALOG FILTERING


PLACE CLOSE TO CONNECTOR



DVI INTERFACE


DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



Isolation required for DVI power switch

3V LEVEL SHIFTERS



External Display Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3


2

1

D

D


Left ALS Connector



C

C

Bluetooth (M13P), IR & SATA HDD Flex Connector



B

B

A

A

8

7

6

5

4

3

2

1

M1 Specific Connectors
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	98	104	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.




LVDS Interface Pull-downs

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	104
NONE	99		

8

7

6

5

4

3


2

1

8	7	6	5	4	3	2	1	
<p>Date - Radar # - Description</p> <p>DMS Release #03000 (RFA #394758)</p> <p>2005/08/11 - 4214109 - Changed J4931 to proper 518S0342 part.</p> <p>2005/08/12 - 4231030 - Changed pinout of J4960, added placement notes.</p> <p>Changes from Proto Branch (DMS Release #04000):</p> <p>2005/08/27 - 4230219 - Changed Y3301 to non-obsolete part.</p> <p>2005/08/27 - 4235208 - Changed value of R7707 to fix 2.5V S3 supply.</p> <p>2005/08/27 - 4235213 - Changed R8305, R8310, R8315 to slow down FET RCs.</p> <p>2005/08/27 - 4235401 - Moved a few pins at LIO BTB connector.</p> <p>2005/08/27 - 4227325 - Removed S0 option for camera, now S3-only.</p> <p>2005/08/27 - 4227369 - Removed SMC options for display/backlight, now GPU-only.</p> <p>2005/08/27 - 4225433 - Changed PBUS voltage sense circuit.</p> <p>2005/08/28 - 4217535 - Added Left ALS FFC connector.</p> <p>2005/08/28 - 4232563 - Changed analog video from Y/C/Comp to G2/R2/B2.</p> <p>2005/08/28 - 4235203 - Changed BOM settings to stuff R2251.</p> <p>2005/08/28 - 4217524 - Added LEFT ALS connector (J6430).</p> <p>2005/08/28 - 4217535 - OMITs and tables to change 4-pin WTB connector parts.</p> <p>2005/08/28 - 4221973 - Added pull-up for SB GPIO22 (REQ4#).</p> <p>2005/08/28 - 4225369 - Changed ISL6269 PVCC aliases, added RC for 3.3V S5.</p> <p>2005/08/28 - 4225433 - Changed PBUS Voltage Sense circuit.</p> <p>2005/08/28 - 4227322 - Changed FW323 PCI_VIOS pin from 3.3V S0 to 3.3V S3.</p> <p>2005/08/28 - 4235179 - OMIT and table to change 8-pin DC-In connector to 6-pin.</p> <p>2005/08/28 - 4235179 - Changed PBUS net names to merge PBUS A & PBUS B.</p> <p>2005/08/28 - 4232715 - Added FireWire ISense resistor, changed INA193 to INA194.</p> <p>2005/08/28 - 4235217 - Added RC on Q3820 gate to slow down ODD FET turn-on.</p> <p>2005/08/28 - 4225369 - OMITs and tables for staged LeMenu BOM approach.</p> <p>2005/08/28 - 4227323 - Repinned Top-Case Flex connector.</p> <p>DMS Checkin #04001</p> <p>2005/08/29 - 4235179 - Changed J8200 to proper 6-pin part.</p> <p>2005/08/29 - 4232826 - Changed MEM_ODT* from RPAKs to discrete Rs.</p> <p>2005/08/29 - 4217524 - Changed R6430 from 4.5K to 3.5K.</p> <p>2005/08/29 - 4237119 - Changed LIO 5V S3 to 5V S5.</p> <p>2005/08/29 - 4225369 - Changed 3.3V S5 sequence to follow 5V S5 PGOOD.</p> <p>2005/08/29 - 4227336 - Changed Y5920 to 197S0169.</p> <p>2005/08/29 - 4227309 - Resolved sync issues with M38 (SB page 21).</p> <p>2005/08/29 - 4227310 - Resolved sync issues with M38 (SB page 22).</p> <p>2005/08/29 - 4227312 - Resolved sync issues with M38 (SB page 23).</p> <p>2005/08/29 - 4227322 - Sync page 44 with M42 to fix FW power net S-states.</p> <p>2005/08/29 - 4227332 - Resolved sync issues with M38 (SMC page 58).</p> <p>2005/08/29 - 4227335 - Changed U5900 to resolve ROHS issue.</p> <p>DMS Checkin #04002</p> <p>2005/08/30 - 4225433 - Fixed voltage divider values in PBUS VSense circuit.</p> <p>2005/08/30 - 4217535 - Removed BOM tables and OMITs for new 4-pin WTB connector.</p> <p>2005/08/31 - 4214109 - Reversed pinout of J4931 to match updated PCB footprint.</p> <p>2005/08/31 - 4227328 - Added ESD protection diode on right USB port.</p> <p>2005/08/31 - 4223808 - Various power supply R/C updates, plus some R/C adds.</p> <p>2005/08/31 - 4227315 - Changed BSA bus pull-ups from 2K to 10K.</p> <p>2005/08/31 - 4237025 - Added R8824 and R8827 for GPU memory configuration straps.</p> <p>DMS Checkin #04003</p> <p>2005/08/31 - 4240157 - Corrected pinout at SATA/BT conn (J4960) to match flex.</p> <p>2005/08/31 - 4240150 - Swapped PCIE Mini Card R2D/D2R connections at J5500.</p> <p>2005/08/31 - 4232563 - Corrected net properties on R2/G2/B2 nets.</p> <p>2005/08/31 - 4227306 - Swapped primary & alt part numbers for CPU VCore caps.</p> <p>2005/08/31 - 4240300 - Changed C6455 to a smaller part for cost & MCO.</p> <p>2005/08/31 - 4240486 - Power line width & neck reductions at PCB request.</p> <p>2005/08/31 - 4240257 - Swapped some top & bottom EMC connections at DVI connector.</p> <p>DMS Checkin #04004</p> <p>2005/08/31 - 4227328 - Changed EMI caps from 50V to 16V to fid in ESD protection.</p> <p>DMS Checkin #04005</p> <p>2005/09/02 - 4241087 - Fixed pinout of USB D+/D- at camera connector to match FHB.</p> <p>2005/09/02 - 4243269 - Inverted GPU VCore control, adjusted supply R values.</p> <p>2005/09/02 - 4244019 - Moved GPU-related power alias from PP3V3_S0 to PP3V3_S0_GPU.</p> <p>2005/09/02 - 4240486 - Adjusted line/neck widths, changed J4931 to 518S0371.</p> <p>DMS Checkin #04006</p> <p>2005/09/03 - 4232534 - Fixed documentation of battery address on I2C page.</p> <p>2005/09/03 - 4244484 - Changed P1V5S0_RUNSS circuit to work properly in G3Hot.</p> <p>2005/09/03 - 4244539 - Added GPUVCORE_PGOOD to 1.2V, 1.8V, & 2.5V S0 sequence.</p> <p>2005/09/03 - 4227315 - Changed SMBus pull-ups to 4.7K.</p> <p>2005/09/03 - 4232534 - Added notes for power supplies and connectors.</p> <p>DMS Checkin #04007</p> <p>2005/09/06 - 4240486 - Removed NO_TEST property from GPU HSYNC and VSYNC.</p> <p>2005/09/06 - 4246683 - Removed NO STUFF option from R8805 per ATI request.</p> <p>2005/09/06 - 4232534 - Fixed label BOM tables to call out proper EEE #'s.</p> <p>DMS Release #05000-07000 (Proto 2 releases)</p> <p>2005/09/08 - 4247941 - Net property & name changes to support PCB/ICT requests.</p> <p>2005/09/08 - 4248911 - Sync with M38 & M42.</p> <p>2005/09/08 - 4214493 - Combined RTC coin cell diodes into dual-diode package.</p> <p>2005/09/08 - 4229560 - First implementation of Physical Security Guidelines.</p> <p>2005/09/16 - 4256660 - Updated FUNC_TEST property for merged PBUS.</p> <p>2005/09/16 - 4229560 - Changed FW PCI REQ/GNT pair for Physical Security.</p> <p>2005/09/19 - 4247941 - GND line/neck/voltage properties updated per PCB request.</p> <p>2005/09/19 - 4235898 - Moved signal alias to improve schematic reuse.</p> <p>2005/09/20 - 4214847 - Updated L1970 (old part no longer exists in library).</p> <p>2005/09/21 - 4227306 - Changed CPU VCore caps to proper production part number.</p> <p>2005/09/21 - 4234952 - Replaced FDG6324L parts with FDG6332C for cost & supply.</p> <p>2005/09/26 - 4239505 - Updated J4200 (old part no longer exists in library).</p> <p>2005/09/26 - 4274915 - Thermal sensor BOM updates from Proto 2 MLB branch.</p> <p>2005/09/26 - 4274915 - U6301 part number updated to M1 development BootROM.</p>			<p>Date - Radar # - Description</p> <p>DMS Checkin #07001</p> <p>2005/09/28 - 4221965 - Added 2.2uF caps on SO-DIMM VREF pins.</p> <p>2005/09/28 - 4278828 - Adjusted P5VS5_PGOOD R's, added cap on PM_RSMRST_L.</p> <p>2005/09/29 - 4232826 - Swapped Vtt RPAK functions to free up unnecessary part.</p> <p>2005/09/30 - 4261313 - Added placeholder connector for IR FFC connector.</p> <p>2005/09/30 - 4282162 - Changed GPU BBN supply to MAX1673.</p> <p>2005/09/30 - 4248911 - Sync with M38 & M42.</p> <p>2005/09/30 - 4282349 - Added CRITICAL flags to parts identified in scrub.</p> <p>2005/09/30 - 4274915 - C1001 stuffing change from Proto 2 MLB branch.</p> <p>DMS Checkin #07002</p> <p>2005/10/04 - 4256409 - Changed fan CTL series R's to 2N7002 level-shifter.</p> <p>2005/10/04 - 4261313 - Deleted placeholder connector, grew HDD connector for IR.</p> <p>2005/10/04 - 4281394 - BOM option change to stuff right USB ESD protection part.</p> <p>2005/10/06 - 4227330 - Added ESD protection on top-case USB port.</p> <p>2005/10/07 - 4286888 - BOM restructuring per EVT build plan.</p> <p>2005/10/07 - 4292633 - Changed IMVP6 10K NTC from 10% to 5% part.</p> <p>2005/10/07 - 4248911 - Sync with M38 & M42.</p> <p>DMS Checkin #07003</p> <p>2005/10/08 - 4214493 - Simplified FireWire port power circuit for BOM consolidation.</p> <p>2005/10/08 - 4293072 - Various BOM / connection changes at IMVP6 (CPU VCore).</p> <p>2005/10/08 - 4286729 - Changed value of TPM Xtal caps.</p> <p>2005/10/08 - 4290735 - Swapped trackpad & PCIE Mini Card USB connections.</p> <p>2005/10/09 - 4235898 - Part moves & refdes changes to support sync with M9.</p> <p>2005/10/09 - 4214494 - Changed GPU VCore supply enable to use 1.2V/2.5V S3 PGOODs.</p> <p>2005/10/09 - 4272237 - Changed 2.5V S0 FET RC to 100K to slow down turn-on.</p> <p>DMS Checkin #07004</p> <p>2005/10/10 - 4232826 - Swapped Vtt RPAK functions to optimize layout.</p> <p>2005/10/10 - 4247941 - Net property updates found via back-annotation.</p> <p>DMS Checkin #07005</p> <p>2005/10/10 - 4229560 - Removed Physical Security circuitry.</p> <p>2005/10/10 - 4214493 - Cost reductions to GPU power supply circuitry.</p> <p>2005/10/10 - 4214847 - Changed 0-ohm resistor to solder jumper.</p> <p>2005/10/10 - 4248911 - Sync with M38 & M42.</p> <p>2005/10/10 - 4295280 - Changed sleep LED connection per new SMC ERS.</p> <p>DMS Checkin #07006</p> <p>2005/10/11 - 4261313 - Updated SATA connector pinout to match latest flex.</p> <p>2005/10/11 - 4227308 - Deleted unnecessary MCH TVDAC filtering.</p> <p>2005/10/11 - 4229560 - Changed SB GNT3#/GNT4# back to test points.</p> <p>2005/10/12 - 4248911 - Sync with M38 & M42.</p> <p>2005/10/12 - 4298899 - Changed stuffing option to disable PLT_RST gating.</p> <p>2005/10/12 - 4297684 - Split FW323 VSSA from VSS to reduce noise.</p> <p>2005/10/12 - 4223808 - Power supply changes per vendor feedback.</p> <p>2005/10/12 - 4227320 - Updated SB pin name for GPIO 5 (ODD_PWR_EN_L).</p> <p>2005/10/12 - 4244539 - Retasked FET to control 3.3V S0 FET from GPU VCore PGOOD.</p> <p>2005/10/12 - 4247941 - Added properties to resolve a PCB constraint issue.</p> <p>2005/10/12 - 4214493 - Consolidated 0.22uF caps in design.</p> <p>2005/10/12 - 4298905 - Changed ethernet VMAIN_AVLBL connection.</p> <p>2005/10/12 - 4298943 - Replaced last remaining non-RoHS compliant connector.</p> <p>2005/10/12 - 4214494 - Implemented circuit to power down ethernet in S3 on battery.</p> <p>DMS Checkin #07007</p> <p>2005/10/13 - 4247941 - Swapped pins at trackpad ESD protection diode.</p> <p>DMS Checkin #07008</p> <p>2005/10/13 - 4247941 - Unswapped pins at trackpad ESD protection diode.</p> <p>DMS Checkin #07009</p> <p>2005/10/13 - 4247941 - Removed NO_TEST properties from CPU FSB strobe signals.</p> <p>2005/10/13 - 4247941 - Spacing/Physical rule updates to match latest board database.</p> <p>2005/10/14 - 4247941 - Restored NO_TEST properties, added EXPOSED_VIA properties.</p> <p>2005/10/17 - 4292633 - Changed remaining 10K NTCs to new 5% part.</p> <p>2005/10/17 - 4304248 - Updated GPU VCore / BBP voltages for B13/B24 support.</p> <p>DMS Release #08000-11000 (EVT releases)</p> <p>2005/10/20 - 4310267 - Synced 4 pages from mlb_evt branch back to trunk.</p> <p>2005/10/21 - 4310267 - Synced 3 pages from mlb_evt branch back to trunk.</p> <p>2005/10/21 - 4235898 - Synced 2 pages from m9/mlb.</p> <p>2005/10/26 - 4310267 - Synced 4 pages from mlb_evt branch back to trunk.</p> <p>2005/11/03 - 4310267 - Synced 6 pages from mlb_evt branch back to trunk.</p> <p>2005/11/15 - 4310267 - Synced 5 pages from mlb_evt branch back to trunk.</p> <p>2005/11/15 - 4298899 - Removed unused platform reset gate.</p> <p>2005/11/15 - 4322537 - Updated thru-hole SO-DIMM connector part number.</p> <p>2005/11/16 - 4345498 - Updated Ethernet & FireWire crystal part numbers.</p> <p>2005/11/16 - 4235898 - Aliased connection to ALS_GAIN to support M9 request.</p> <p>2005/11/16 - 4235898 - Changed Yukon power rail neck widths per M9 request.</p> <p>2005/11/16 - 4227333 - Updated SMC net names per ERS v1.2.1.</p> <p>2005/11/16 - 4345921 - FUNC_TEST updates per test team request.</p> <p>2005/11/16 - 4346006 - Updated J5500 pinout to match updated LIO board pinout.</p> <p>2005/11/16 - 4343202 - Changed USB overcurrent switch to TPS2051B, added OC* RC.</p> <p>2005/11/16 - 4346184 - Inserted common-mode chokes on SATA R2D/D2R pairs.</p> <p>DMS Checkin #11001</p> <p>2005/11/16 - 4235898 - Sync with M38 & M42.</p> <p>2005/11/16 - 4298899 - Fixed ethernet reset net name on page 26.</p> <p>2005/11/16 - 4227333 - Fixed single-pin nets caused by SMC net name updates.</p> <p>2005/11/18 - 4235898 - Changed R4210 package size per M9 request.</p> <p>2005/11/18 - 4235898 - Changed C9710 GND connection per M9 request.</p> <p>2005/11/19 - 4346184 - Fixed location of SATA R2D common-mode choke.</p> <p>2005/11/19 - 4347717 - Changed SMS self-test pull-up to pull-down.</p> <p>2005/11/19 - 4350840 - Simplified TMDs filtering to allow movement of filter.</p> <p>2005/11/19 - 4229560 - Changed FW chip back to REQ/GNT3.</p> <p>2005/11/19 - 4350849 - Added option to connect SB_GPIO30 to ENET_LOM_DIS_L.</p> <p>2005/11/19 - 4340256 - Changed topcase flex trackpad power from 3.3V to 5V.</p> <p>2005/11/19 - 4292165 - Refreshed schematic symbol for U3750 (library update).</p>			<p>Date - Radar # - Description</p> <p>DMS Checkin #11002</p> <p>2005/11/21 - 4351196 - Added 1K pull-down on IDE_RESET_L.</p> <p>(11.5.0) 2005/11/21 - 4343202 - Changed RC value and net name for USB OC.</p> <p>2005/11/22 - 4350840 - Swapped TMDs termination components for placement.</p> <p>(11.6.0) 2005/11/22 - 4352020 - Changed 2.5V S3 supply inductor & compensation values.</p> <p>(11.7.0) 2005/11/28 - 4347845 - Added pull-down resistors on LVDS interface.</p> <p>2005/11/30 - 4227340 - Removed CPU VCore current sense input RC.</p> <p>2005/11/30 - 4323670 - Added CRITICAL flags to some more parts.</p> <p>2005/11/30 - 4343864 - Added EMI/ESD parts at camera connector.</p> <p>2005/11/30 - 4351181 - Changed ITP connector BOM option.</p> <p>2005/11/30 - 4351196 - Changed IDE_RESET_L pull-down from 1K to 15K.</p> <p>(11.8.0) 2005/11/30 - 4358831 - Added pull-downs on two SB-to-SMC signals.</p> <p>2005/12/01 - 4362404 - Changed TMDs diff term from 100-ohm to 180-ohm.</p> <p>2005/12/01 - 4352020 - Changed 2.5V supply inductor to RoHS-compliant part.</p> <p>2005/12/01 - 4227340 - Changed supply for 1.8V S3 current sense amp.</p> <p>2005/12/01 - 4362566 - Restructured BOM for thick/thin PCB versions.</p> <p>2005/12/01 - 4347845 - RPAK pinswaps to LVDS pull-downs for PCB layout.</p> <p>DMS Checkin #11003</p> <p>2005/12/02 - 4256256 - Added BOMOPTION to R8801 to allow per-project control.</p> <p>2005/12/02 - 4363848 - Removed M56 GPU die rev B13 support from BOM.</p> <p>2005/12/02 - 4363870 - Removed M1a support from BOM.</p> <p>2005/12/02 - 4217524 - Updated part number for J6430.</p> <p>(11.10.0) DMS Release #12000-13000 (DVT releases)</p> <p>2005/12/07 - 4375840 - Synced 4 pages from mlb_dvt branch back to trunk.</p> <p>2005/12/12 - 4235898 - Changes to LVDS net names to support mux option.</p> <p>2005/12/12 - 4362451 - Added MAKE_BASE=TRUE to SMC 32KHz SUSCLK net.</p> <p>2006/01/03 - 4375840 - Synced 1 page from mlb_dvt branch back to trunk.</p> <p>2006/01/03 - 4290282 - Removed BOM table, changed L9455 to 155S0002.</p> <p>2006/01/03 - 4347845 - Changed LVDS pull-downs from 10K to 8.2K.</p> <p>2006/01/03 - 4291436 - Swapped N/P signal names on one portion of SATA_R2D.</p> <p>2006/01/03 - 4362451 - Changed SCH/PCB/BOM part descriptions for Rev A.</p> <p>(13.1.0) 2006/01/03 - 4362451 - Removed power jumpers and 0-ohm resistor.</p> <p>2006/01/05 - 4362566 - Removed 920- number for thin PCB option.</p> <p>2006/01/05 - 4394079 - Added BOMOPTION to SYS_ONEWIRE pull-up.</p> <p>2006/01/05 - 4324251 - Removed power jumpers and 0-ohm resistor.</p> <p>2006/01/05 - 4362451 - Restructured BOM tables to eliminate LeMenu.</p> <p>2006/01/06 - 4402184 - Changed R7540 value for IMVP6 load-line improvement.</p> <p>2006/01/06 - 4362451 - Added System Block Diagram, updated Power Diagram.</p> <p>2006/01/06 - 4362451 - Changed BOM options for production SMC, BootROM.</p> <p>(13.2.0) DMS Release #A000 (PVT Release)</p> <p>2006/01/21 - 4412882 - Changed R7623 from 1.33K to 931 ohms.</p> <p>(A.1.0) 2006/01/21 - 4414757 - Changed 138S0552 to 138S0580 & 138S0553 to 138S0581.</p> <p>2006/01/26 - 4420815 - Changed 2x 128S0077 to 128S0068.</p> <p>(B.0.0) DMS Release #B000 (PVT BOM Update)</p> <p>2006/02/09 - 4440116 - Pulled new schematic part number (051-7099).</p> <p>2006/02/09 - 4440116 - Restructured BOM for 3 CPU configs.</p> <p>2006/02/09 - 4440116 - Updated BootROM / SMC part numbers.</p> <p>(A.0.0) DMS Release #A000 (Ramp Config Update)</p> <p>2006/02/13 - 4420815 - Changed remaining 128S0077 to 128S0086.</p> <p>2006/02/13 - 4420815 - Added 128S0077 as alternate for 128S0086.</p> <p>(A.1.0) 2006/02/13 - 4437189 - Changed R7757 to 1Mohm & R7770 to 100K.</p> <p>2006/02/13 - 4431947 - Removed NO STUFF option from C3309.</p> <p>(B.0.0) DMS Release #B000 (PVT BOM Roll-In)</p> <p>2006/02/17 - 4449123 - Changed C7537: 4.7nF -> 47pF, R7537: 3.57K -> 4.42K.</p> <p>(C.0.0) DMS Release #C000 (Ramp BOM Update)</p> <p>2006/03/03 - 4457745 - Added 128S0094 & 128S0095 as alternates for 128S0060.</p> <p>2006/03/03 - 4457801 - Added 128S0081 as alternate for 128S0061.</p> <p>2006/03/03 - 4466770 - Changed R7920 from 5% to 1% to reduce variation.</p> <p>2006/03/03 - 4399085 - Changed C7532 from 10nF to 15nF to slow CPU slew rate.</p> <p>2006/03/03 - 4424175 - Changed 8 VRAM strap resistors to enable ICT testing.</p> <p>(D.0.0) DMS Release #D000 (Ramp BOM Update)</p>		
<p>DMS Release #03000 (RFA #394758)</p>			<p>DMS Checkin #07001</p>			<p>DMS Checkin #11002</p>		
<p>DMS Checkin #04001</p>			<p>DMS Checkin #07002</p>			<p>DMS Checkin #11003</p>		
<p>DMS Checkin #04002</p>			<p>DMS Checkin #07003</p>			<p>DMS Release #12000-13000 (DVT releases)</p>		
<p>DMS Checkin #04003</p>			<p>DMS Checkin #07004</p>			<p>DMS Release #A000 (PVT Release)</p>		
<p>DMS Checkin #04004</p>			<p>DMS Checkin #07005</p>			<p>DMS Release #B000 (PVT BOM Update)</p>		
<p>DMS Checkin #04005</p>			<p>DMS Checkin #07006</p>			<p>DMS Release #A000 (Ramp Config Update)</p>		
<p>DMS Checkin #04006</p>			<p>DMS Checkin #07007</p>			<p>DMS Release #B000 (PVT BOM Roll-In)</p>		
<p>DMS Checkin #04007</p>			<p>DMS Checkin #07008</p>			<p>DMS Release #C000 (Ramp BOM Update)</p>		
<p>DMS Release #05000-07000 (Proto 2 releases)</p>			<p>DMS Checkin #07009</p>			<p>DMS Release #D000 (Ramp BOM Update)</p>		
<p>DMS Checkin #04007</p>			<p>DMS Release #08000-11000 (EVT releases)</p>			<p>DMS Release #D000 (Ramp BOM Update)</p>		
<p>DMS Checkin #04007</p>			<p>DMS Release #08000-11000 (EVT releases)</p>			<p>DMS Release #D000 (Ramp BOM Update)</p>		
<p>DMS Release #05000-07000 (Proto 2 releases)</p>			<p>DMS Checkin #11001</p>			<p>DMS Release #D000 (Ramp BOM Update)</p>		
<p>DMS Release #05000-07000 (Proto 2 releases)</p>			<p>DMS Checkin #11001</p>			<p>DMS Release #D000 (Ramp BOM Update)</p>		
<p>DMS Release #05000-07000 (Proto 2 releases)</p>			<p>DMS Checkin #11001</p>			<p>DMS Release #D000 (Ramp BOM Update)</p>		
<p>DMS Release #05000-07000 (Proto 2 releases)</p>			<p>DMS Checkin #11001</p>			<p>DMS Release #D000 (Ramp BOM Update)</p>		
<p>DMS Release #05000-07000 (Proto 2 releases)</p>			<p>DMS Checkin #11001</p>			<p>DMS Release #D000 (Ramp BOM Update)</p>		

D	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SCALE	SHEET	OF	REV.
	NONE	100	104	D



ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	PHYSICAL	SPACING
FSB_55S	FSB_COMMON	FSB ADS L
FSB_55S	FSB_COMMON	FSB BNR L
FSB_55S	FSB_COMMON	FSB BPRI L
FSB_55S	FSB_COMMON	FSB BREQ0 L
FSB_55S	FSB_COMMON	FSB DBSY L
FSB_55S	FSB_COMMON	FSB DEFER L
FSB_55S	FSB_COMMON	FSB DPWR L
FSB_55S	FSB_COMMON	FSB DRDY L
FSB_55S	FSB_COMMON	FSB HIT L
FSB_55S	FSB_COMMON	FSB HITM L
FSB_55S	FSB_COMMON	FSB LOCK L
FSB_55S	FSB_COMMON	FSB RS L<2..0>
FSB_55S	FSB_COMMON	FSB TRDY L
FSB_55S	FSB_COMMON	FSB CPURST L
FSB_55S	FSB_DATA	FSB D L<63..0>
FSB_55S	FSB_DATA	FSB DINV L<3..0>
FSB_55S	FSB_DSTR	FSB DSTBP L<3..0>
FSB_55S	FSB_DSTR	FSB DSTBN L<3..0>
FSB_55S	FSB_ADDR	FSB A L<31..3>
FSB_55S	FSB_ADDR	FSB REQ L<4..0>
FSB_55S	FSB_ADSTR	FSB ADSTB L<3..0>
CPU_55S		FSB IERR L
CPU_55S		FSB FERR L
CPU_55S		CPU PWRGD
CPU_55S		CPU INTR
CPU_55S		CPU NMI
CPU_55S		CPU A20M L
CPU_55S		CPU DPSLP L
CPU_55S		CPU IGNE L
CPU_55S		CPU INIT L
CPU_55S		CPU SMI L
CPU_55S		CPU STPCLK L
CPU_55S	CPU_2T01	CPU THERMTRIP L
CPU_55S	CPU_2T01	PM DPRSLPVR
CPU_55S	CPU_2T01	IMVP DPRSLPVR
CPU_55S	CPU_GTLREF	CPU GTLREF
CPU_55S	CPU_COMP	CPU COMP<3>
CPU_27P4S	CPU_COMP	CPU COMP<2>
CPU_55S	CPU_COMP	CPU COMP<1>
CPU_27P4S	CPU_COMP	CPU COMP<0>
CPU_55S	CPU_ITP	XDP BPM L<5..0>
CLK_FSB_100D	CPU_ITP	CPU XDP CLK P
CLK_FSB_100D	CPU_ITP	CPU XDP CLK N
CPU_55S	CPU_ITP	ITPRESET L
CPU_55S	CPU_2T01	CPU VID<6..0>
CPU_55S	CPU_2T01	CPU VID<6..0>
THERM	CPU_27P4S	CPU VCCSENSE P
THERM	CPU_27P4S	CPU VCCSENSE N
	CPU_27P4S	IMVP6 VSEN P
	CPU_27P4S	IMVP6 VSEN N

MEM_CLK	MEM_70D
MEM_CTRL	MEM_45S
MEM_CMD	MEM_55S
MEM_DATA	MEM_55S
MEM_QOS	MEM_85D
FR_CLK	FR_75D
FR_ADCTRL	FR_35S_TO_55S
FR_ADCTRL	FR_55S
FR_DATA	FR_40S
LVDS	LVDS_100D
TMDS	TMDS_100D
VGA	VGA_75S
PCIE	PCIE_100D
DMI	DMI_100D
SATA	SATA_100D
IDE	IDE_55S
USB2	USB2_90D
ENET	ENET_100D
FW	FW_110D
SMB	SMB_55S
SPI	SPI_55S
CLK_FSB	CLK_FSB_100D
CLK_PCIE	CLK_PCIE_100D
CLK_MED	CLK_MED_55S
CLK_SLOW	CLK_SLOW_55S

AUDIO_55S	AUDIO	SB ACZ BITCLK	21
AUDIO_55S	AUDIO	ACZ BITCLK	5 21 45
AUDIO_55S	AUDIO	SB ACZ SYNC	21
AUDIO_55S	AUDIO	ACZ SYNC	5 21 45
AUDIO_55S	AUDIO	SB ACZ_RST L	21
AUDIO_55S	AUDIO	ACZ_RST L	5 21 45
AUDIO_55S	AUDIO	ACZ_SDATAIN<0>	5 21 45
AUDIO_55S	AUDIO	SB ACZ_SDATAOUT	21
AUDIO_55S	AUDIO	ACZ_SDATAOUT	5 21 45
TMDS	TMDS	TMDS_CLK_P	73 74 75
TMDS	TMDS	TMDS_CLK_N	73 74 75
TMDS	TMDS	TMDS_DATA_P<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_N<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_P<2..0>	73 74 75
TMDS	TMDS	TMDS_DATA_N<2..0>	73 74 75
TMDSCONN	TMDSCONN	TMDS_CLK_F_P	75
TMDSCONN	TMDSCONN	TMDS_CLK_F_N	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<2..0>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<2..0>	75

M1 Net Properties
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	104		104