

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING		REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
		02		248015	ENGINEERING RELEASED	DATE	DATE
						12/05/02	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447 MAXBUS INTERFACE
6	MPC7447 DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M10 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M10 LVDS/TMDS/GPIO & GPU VCORE
21	M10 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLEETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)


# SCHEM, MLB, PB15


Fri Jan 23 20:30:40 2004

## BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
SSCG	NO_SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
USB_MODEM	SOFT_MODEM
GPU_PWRMSR	INT_TMDS
GPU_SS	
VGA_BUFFER_RES	
EXT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6338	1	SCHEM,MLB,PB15	SCH1	
820-1441	1	PCBF,MLB,PB15	PCB1	
065-3951	1	CMNPRTS,MLB,PB15	DMS1	DMS630-4285&DMS630-4721
065-3952	1	SELPRTS,MLB,PB15,BTR	DMS2	DMS630-4285
065-4479	1	SELPRTS,MLB,PB15,BST	DMS3	DMS630-4721

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPPER	DESIGN CR	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		DRAWING NUMBER	
		D		051-6338	
				REV. C	
				SHT 1 OF 40	



**SYSTEM BLOCK DIAGRAM**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# POWER SYSTEM ARCHITECTURE



## POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	3 OF 40


# PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN  
 1/2 OZ CU THICKNESS: 0.7 MILS  
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%  
 DIELECTRIC: FR-4  
 LAYER COUNT: 10  
 SIGNAL TRACE WIDTH: 4 MILS  
 SIGNAL TRACE SPACING: 4 MILS  
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


## BOARD STACK-UP AND CONSTRUCTION




## BOARD HOLES

### CHASSIS MOUNTS


#### ASICS HEATSINK MOUNTS




#### I/O AREA




#### INVERTER



#### MECH. HOLES




## GROUND VIAS



## BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	4 OF 40



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33782748	1	IC, APOLLO7, 1.x, 1.25GHZ, 1.XV CORE, 85C	U56	CRITICAL	CPU_BST
33782732	1	IC, APOLLO7, 1.x, 1.0GHZ, 1.XV CORE, 85C	U56	CRITICAL	CPU_BTR

OMIT  
**U56**  
**800MHZ**  
**APOLLO MPC7445\_360**  
**BGA**  
 (1 OF 3)  
**MPC7447**

## MPC7447 MAXBUS

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	DRAWING NUMBER <b>D 051-6338</b>	REV. <b>C</b>
	SCALE NONE	SHEET <b>5</b>

8

7

6

5

4

3

2

1

D

D

C



C

B



B

A


A



### BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1135	1	009-6240 FW GT4 BBANGER MCU, PROGRAMMED W/ BBANGER	U54	BBANG



## MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	OF
		6	40

# CPU PLL CONFIG CIRCUITRY




# CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG	
	167MHZ	133MHZ	4 E	0123 ABCD HEX
0.0X	PLL OFF		0	1111 0F
1.0X	PLL BYPASS		0	0011 03
2.0X	333	267	0	0100 04
3.0X	500	400	0	1000 08
4.0X	667	533	0	1010 0A
5.0X	833	667	0	1011 0B
5.5X	917	733	0	1001 09
6.0X	1000	800	0	1101 0D
6.5X	1083	867	0	0101 05
7.0X	1167	933	0	0010 02
7.5X	1250	1000	0	0001 01
8.0X	1333	1067	0	1100 0C
8.5X	1417	1133	0	0110 06
9.0X	1500	1200	1	0111 17
9.5X	1583	1267	0	0111 07
10.0X	1667	1333	1	1010 1A
10.5X	1750	1400	1	1000 18
11.0X	1833	1467	1	1001 19
11.5X	1917	1533	0	0000 00
12.0X	2000	1600	1	1011 1B
12.5X	2083	1667	1	1111 1F
13.0X	2167	1733	1	0101 15
13.5X	2250	1800	0	1110 0E
14.0X	2333	1867	1	1100 1C
15.0X	2500	2000	1	0001 11
16.0X	2667	2133	1	1101 1D
17.0X	2833	2267	1	0000 10
18.0X	3000	2400	1	0010 12
20.0X	3333	2667	1	0011 13
21.0X	3500	2800	1	0100 14
24.0X	4000	3200	1	0110 16
28.0X	4667	3733	1	1110 1E


# CPU CONFIGURATION

## MAXBUS VSEL



DESKTOP HAD PROBLEM USING  
INVERTER TO INVERT HRESET\_L  
NEED TO CHARACTERIZE

## BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

# CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	7 OF 40


# INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:


- 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELDPT1SPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE


## MAXBUS PULL-UPS




# INTREPID BOOT STRAPS




## BIT 32 TO 39




## BIT 40 TO 47




## BIT 48 TO 55



FB BUFFER HAS 50 OHM OUTPUT IMPEDANCE



## BIT 56 TO 63



# Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6338	C
SHEET		OF	
8		40	



SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS



PINS ARE SWAPABLE FOR RPAKS

MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>
MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>
MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>
MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F35	MEM_ADDR<3>
MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>
MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>
MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>
MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>
MEM_DATA<8>	AG35	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>
MEM_DATA<9>	AG33	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>
MEM_DATA<10>	AG35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>
MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>
MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>
MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>
MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>
MEM_DATA<15>	AG31	DDR_DATA_15	DDRC_S_0	AN34	MEM_CS_L<0>
MEM_DATA<16>	AK32	DDR_DATA_16	DDRC_S_1	AN36	MEM_CS_L<1>
MEM_DATA<17>	AF35	DDR_DATA_17	DDRC_S_2	AL35	MEM_CS_L<2>
MEM_DATA<18>	AF36	DDR_DATA_18	DDRC_S_3	AL33	MEM_CS_L<3>
MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>
MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>
MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>
MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>
MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>
MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	F32	MEM_DQS<5>
MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	M29	MEM_DQS<6>
MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>
MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>
MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>
MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>
MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>
MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	F35	MEM_DQM<4>
MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	F33	MEM_DQM<5>
MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	F32	MEM_DQM<6>
MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>
MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L
MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L
MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L
MEM_DATA<38>	U35	DDR_DATA_38	DDRCKE0	AN35	MEM_CKE<0>
MEM_DATA<39>	T36	DDR_DATA_39	DDRCKE1	AM35	MEM_CKE<1>
MEM_DATA<40>	F33	DDR_DATA_40	DDRCKE2	AM36	MEM_CKE<2>
MEM_DATA<41>	R30	DDR_DATA_41	DDRCKE3	AL36	MEM_CKE<3>
MEM_DATA<42>	F35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_MSB_L_TP
MEM_DATA<43>	F36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_MSB
MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_LSB_L_TP
MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_LSB
MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYSCLK_DDRCLK_A0_UF
MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYSCLK_DDRCLK_A0_L_UF
MEM_DATA<48>	N39	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYSCLK_DDRCLK_A1_UF
MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYSCLK_DDRCLK_A1_L_UF
MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2_P_TP
MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	Y30	INT_DDRCLK2_N_TP
MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	Y32	SYSCLK_DDRCLK_B0_UF
MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	Y33	SYSCLK_DDRCLK_B0_L_UF
MEM_DATA<54>	N39	DDR_DATA_54	DDR_MCLK_4_P	Y32	SYSCLK_DDRCLK_B1_UF
MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	Y35	INT_DDRCLK5_P_TP
MEM_DATA<56>	G32	DDR_DATA_56	DDR_MCLK_5_P	Y36	INT_DDRCLK5_N_TP
MEM_DATA<57>	J33	DDR_DATA_57	DDR_REF	AA22	INT_MEM_REF_H
MEM_DATA<58>	J35	DDR_DATA_58	DDR_VREF_0	Y22	INT_MEM_VREF
MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_1	T22	
MEM_DATA<60>	K33	DDR_DATA_60			
MEM_DATA<61>	J36	DDR_DATA_61			
MEM_DATA<62>	K36	DDR_DATA_62			
MEM_DATA<63>	K35	DDR_DATA_63			


U51  
INTREPID-REV2.1  
(2 OF 9)  
CRITICAL

DDR MEMORY  
INTERFACE


MEM\_VREF




CLOCKS  
CS  
CKE  
ADDR  
BA  
CNTL



1MB BOOT ROM




Weak pulldowns ensure CKEs stay low after 2.5V I/O to Intrepid shuts off.



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND  
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6338	C
SCALE		SHT	
NONE		10 OF 40	



NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting

SLOT "A"  
LOWER SLOT  
FACTORY SLOT

SLOT "B"  
UPPER SLOT  
CUSTOMER SLOT




### DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	SHT	11 OF 40	
NONE			

ADDR=0XA0 (WR) / 0XA1 (RD)

ADDR=0XA2 (WR) / 0XA3 (RD)




AGP PULL-UPS/PULL DOWNS



NOTE: Designs using AGP slot should use 52-ohm a resistor here.


AGP\_FB\_CLK IS ROUTED THE SAME LENGTH AS CLK66M\_GPU\_AGP

AGP I/O REFERENCE  
(PLACE CLOSE TO INTREPID AGP BALLS)




SIMPLY PROVIDING REFERENCE TO CHIP BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS  
PLACE CLOSE TO INTREPID SIDE



PCI PULL-UPS




NEC USB2 REQ REMAINS ON +3V\_MAIN BECAUSE THIS CHIP IS POWERED DURING SLEEP

INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6338	C
SHEET		12 OF 40	



**U51 INTREPID-REV2.1**  
BGA (5 OF 9)  
CRITICAL

**UATA100**

UDMA - STOP  
UDMA - HOSTDMARDY/HSTROBE  
UDMA - DEVICEMARDY/DSTROBE

NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE

**CARDSLOT**



NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE

**IDE**


NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE  
NO\_TEST=TRUE

**IDECHRDY**  
**IDECS0**  
**IDECS1**  
**IDERST**  
**IDENR**  
**IDERD**  
**IDEDMACK**  
**IDEDMARQ**  
**IDEINTRQ**

ATA_D0	V5	UIDE_DATA<0>	24 37
ATA_D1	T1	UIDE_DATA<1>	24 37
ATA_D2	U1	UIDE_DATA<2>	24 37
ATA_D3	U2	UIDE_DATA<3>	24 37
ATA_D4	V4	UIDE_DATA<4>	24 37
ATA_D5	V2	UIDE_DATA<5>	24 37
ATA_D6	M1	UIDE_DATA<6>	24 37
ATA_D7	V1	UIDE_DATA<7>	24 37
ATA_D8	M2	UIDE_DATA<8>	24 37
ATA_D9	M8	UIDE_DATA<9>	24 37
ATA_D10	M4	UIDE_DATA<10>	24 37
ATA_D11	M5	UIDE_DATA<11>	24 37
ATA_D12	V2	UIDE_DATA<12>	24 37
ATA_D13	Y1	UIDE_DATA<13>	24 37
ATA_D14	M7	UIDE_DATA<14>	24 37
ATA_D15	Y8	UIDE_DATA<15>	24 37
ATA_A0	Y5	UIDE_ADDR<0>	24 37
ATA_A1	AB1	UIDE_ADDR<1>	24 37
ATA_A2	Y7	UIDE_ADDR<2>	24 37
ATA_VREF	Y15	UIDE_REF	38
ATA_RST	Y4	UIDE_RST_L	24 37
ATA_WR	AA1	UIDE_DIOW_L	24 37
ATA_RD	AA2	UIDE_DIOR_L	24 37
ATA_CHRDY	AA5	UIDE_IOCHRDY	24 37
ATA_CS0	AA4	UIDE_CS0_L	24 37
ATA_CS1	AB2	UIDE_CS1_L	24 37
ATA_DMACK	AC1	UIDE_DMACK_L	24 37
ATA_DMARQ	AC2	UIDE_DMARQ_L	24 37
ATA_INTRQ	AA8	UIDE_INTRQ	24 37
CS_CEL1	AD1	CSLOT_CEL1_L_SPN	
CS_CEL2	AB4	CSLOT_CEL2_L_SPN	
CS_IORD	AB5	CSLOT_IORD_L_SPN	
CS_IOWR	AD2	CSLOT_IOWR_L_SPN	
CS_OE	AC4	CSLOT_OE_L_SPN	
CS_WE	AE1	CSLOT_WE_L_SPN	
CS_WAIT	AE2	CSLOT_IOWAIT_L_PU	
IDEDD0	AC5	EIDE_DATA<0>	24 37
IDEDD1	AD4	EIDE_DATA<1>	24 37
IDEDD2	AF1	EIDE_DATA<2>	24 37
IDEDD3	AG1	EIDE_DATA<3>	24 37
IDEDD4	AF2	EIDE_DATA<4>	24 37
IDEDD5	AH1	EIDE_DATA<5>	24 37
IDEDD6	AD5	EIDE_DATA<6>	24 37
IDEDD7	AG2	EIDE_DATA<7>	24 37
IDEDD8	AE4	EIDE_DATA<8>	24 37
IDEDD9	AK5	EIDE_DATA<9>	24 37
IDEDD10	AF4	EIDE_DATA<10>	24 37
IDEDD11	AH2	EIDE_DATA<11>	24 37
IDEDD12	AD7	EIDE_DATA<12>	24 37
IDEDD13	AG4	EIDE_DATA<13>	24 37
IDEDD14	AJ1	EIDE_DATA<14>	24 37
IDEDD15	AJ2	EIDE_DATA<15>	24 37
IDEA0	AF5	EIDE_ADDR<0>	24 37
IDEA1	AK7	EIDE_ADDR<1>	24 37
IDEA2	AK1	EIDE_ADDR<2>	24 37
IDEA3	AG5	CSLOT_ADDR3_SPN	
IDEA4	AH4	CSLOT_ADDR4_SPN	
IDEA5	AL1	CSLOT_ADDR5_SPN	
IDEA6	AK2	CSLOT_ADDR6_SPN	
IDEA7	AH5	CSLOT_ADDR7_SPN	
IDEA8	AF7	CSLOT_ADDR8_SPN	
IDEA9	AG7	CSLOT_ADDR9_SPN	
IDECSD0	AB7	EIDE_CS0_L	24 37
IDECSD1	AM1	EIDE_CS1_L	24 37
IDERST	AJ4	EIDE_RST_L	24 37
IDENR	AM2	EIDE_NR_L	24 37
IDERD	AL2	EIDE_RD_L	24 37
IDEDMACK	AG8	EIDE_DMACK_L	24 37
IDEDMARQ	AH7	EIDE_DMARQ_L	24 37
IDEINTRQ	AA7	EIDE_INT	24 37



**ENET\_TXD SERIES TERMINATION**



BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - LOWER	N/A	N/A	N/A
A1-RD	J25 - PG 11			
A2-WR	RAM - UPPER	N/A	N/A	N/A
A3-RD	J25 - PG 11			
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-WR			J14 - PG 25	
AE-WR	BOOTBANG EEPROM	N/A	N/A	N/A
AF-RD	U51 - PG 6			
84-WR	LMU	N/A	N/A	N/A
85-RD	J3000 - PG 23 (LMU on RUX Brd.)			
5C-WR	N/A	FAN CONTROLLER	N/A	N/A
5D-RD		U52 - PG 25		
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD			J2 - PG 25	
D2-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D3-RD		U30 - PG 14		

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TRSTSELS (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ

**INT - ENET/FW/UATA EIDE/I2C**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


DRAWING NUMBER: D 051-6338 C

SCALE: NONE


SHT: 13 OF 40

# USB PORT ASSIGNMENTS


## PORT A - PORT D/UNUSED



## PORT E/BLUETOOTH



## PORT F/MODEM



## INT - USB/GPIOS/I2S


### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19780004	19780035		Y2	Alt. for Sward Part

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H


PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG



APPLE COMPUTER INC.

DRAWING NUMBER: D 051-6338 REV. C

SCALE: NONE SHEET: 14 OF 40




# Intrepid Power

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE NONE	DRAWING NUMBER <b>D 051-6338</b>	REV. <b>C</b>
	SCALE NONE	SHEETS 15	OF 40




# Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6338	REV. C
	SCALE NONE	SHEET 16	OF 40





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038		Y1	Alt. for Sward Part

CRITICAL  
U17  
NEC\_upD720101\_USB2  
FBGA

39 37 24 18 12 9	PCI_Ad<0>	M5	AD0
39 37 24 18 12 9	PCI_Ad<1>	P5	AD1
39 37 24 18 12 9	PCI_Ad<2>	N5	AD2
39 37 24 18 12 9	PCI_Ad<3>	P4	AD3
39 37 24 18 12 9	PCI_Ad<4>	N4	AD4
39 37 24 18 12 9	PCI_Ad<5>	M3	AD5
39 37 24 18 12 9	PCI_Ad<6>	N3	AD6
39 37 24 18 12 9	PCI_Ad<7>	M1	AD7
39 37 24 18 12 9	PCI_Ad<8>	L2	AD8
39 37 24 18 12 9	PCI_Ad<9>	L1	AD9
39 37 24 18 12 9	PCI_Ad<10>	K2	AD10
39 37 24 18 12 9	PCI_Ad<11>	L3	AD11
39 37 24 18 12 9	PCI_Ad<12>	K1	AD12
39 37 24 18 12 9	PCI_Ad<13>	K3	AD13
39 37 24 18 12 9	PCI_Ad<14>	J2	AD14
39 37 24 18 12 9	PCI_Ad<15>	J1	AD15
39 37 24 18 12 9	PCI_Ad<16>	F2	AD16
39 37 24 18 12 9	PCI_Ad<17>	E3	AD17
39 37 24 18 12 9	PCI_Ad<18>	E1	AD18
39 37 24 18 12 9	PCI_Ad<19>	D3	AD19
39 37 24 18 12 9	PCI_Ad<20>	D1	AD20
39 37 24 18 12 9	PCI_Ad<21>	D2	AD21
39 37 24 18 12 9	PCI_Ad<22>	C2	AD22
39 37 24 18 12 9	PCI_Ad<23>	C1	AD23
39 37 24 18 12 9	PCI_Ad<24>	B4	AD24
39 37 24 18 12 9	PCI_Ad<25>	A4	AD25
39 37 24 18 12 9	PCI_Ad<26>	B5	AD26
39 37 24 18 12 9	PCI_Ad<27>	C4	AD27
39 37 24 18 12 9	PCI_Ad<28>	A5	AD28
39 37 24 18 12 9	PCI_Ad<29>	C5	AD29
39 37 24 18 12 9	PCI_Ad<30>	B6	AD30
39 37 24 18 12 9	PCI_Ad<31>	A6	AD31
37 24 18 12	PCI_CBE<0>	M2	CBE0
37 24 18 12	PCI_CBE<1>	J3	CBE1
37 24 18 12	PCI_CBE<2>	F1	CBE2
37 24 18 12	PCI_CBE<3>	C3	CBE3
39 37 24 18 12	PCI_PAR	J4	PAR
39 37 24 18 12	PCI_FRAME_L	F3	FRAME
39 37 24 18 12	PCI_IRDY_L	F4	IRDY
39 37 24 18 12	PCI_TRDY_L	G1	TRDY
39 37 24 18 12	PCI_STOP_L	G3	STOP
39 37 24 18 12	NEC_IDSEL	B3	IDSEL
39 37 24 18 12	PCI_DEVSEL_L	G2	DEVSEL
12	NEC_PCI_REQ_L	C6	REQ
12	NEC_PCI_GNT_L	D6	GNT
18	PCI_PERR_L	H7	PERR
18	PCI_SERR_L	H1	SERR
00	NEC_PCI_INTA_L	C7	INTA
00	NEC_PCI_INTB_L	B7	INTB
00	NEC_PCI_INTC_L	A7	INTC
35 12	CLK33M_NEC	A8	PCLK
17	NEC_IO_RESET_L	B8	VBRST
00	NEC_CRUN_L	N6	CRUN
00	NEC_PME_L	D9	PME
17	NEC_MAIN_RESET_L	C9	VCCRST
00	NEC_SMI_L_TP	L6	SMI
17	NEC_LEGCC	L7	LEGCC
29 26 23	IO_RESET_L	1	NEC_IO_RESET_L
39 39 24 14	PMU_PME_L	2	NEC_PME_L
39 39 24 14	MAIN_RESET_L	3	NEC_MAIN_RESET_L
17	NEC_LEGCC	4	NEC_LEGCC

NEC documentation indicates that NCs must be tied high.

OC11	B12	NEC_LUSB_OCI	17
OC12	B11	NEC_RUSB_OCI	17
OC13	B10	NEC_OCI<3>	
OC14	A10	NEC_OCI<4>	
OC15	B9	NEC_OCI<5>	
PPON1	C12	NEC_LUSB_PPON	25 39
PPON2	A11	NEC_RUSB_PPON	25 39
PPON3	C11	NEC_PPON3_TP	
PPON4	C10	NEC_PPON4_TP	
PPON5	A9	NEC_PPON5_TP	
NC1	P6	NEC_NC<1>	
NC2	M6	NEC_NC<2>	
NTEST1	M8	NC	
SMC	M7	NC	
TEB	N7	NC	
AMC	P7	NEC_AMC_TP	
TEST	L8	NC	
NANDTEST	M10	NEC_NANDTESTEN_TP	
SRCLK	M9	NC	
SRDTA	N9	NEC_NANDTESTOUT_TP	
SRRMOD	P9	NC	
AVSS		AVSS	

**USB 2.0**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	17 OF 40



PC CARD/CARDBUS CONNECTOR



**CARDBUS**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6338	REV. C
	SCALE NONE	SHEETS 18	OF 40

# SIL1162 DVI-Compliant Transmitter

Ext. TMSD source termination



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19750318	19750048		G1	Alt. for Siward Part

## M10 AGP INTERFACE

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6338	C
	SHEET	19	OF 40



D

C

B

A

D

C

B


A

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

- G7
- G8
- G9
- G10
- G11
- G12
- G13
- G14
- G15
- G16
- G17
- G18
- G19
- G20
- G21
- G22
- G23
- G24
- H7
- H8
- H23
- H24
- J7
- J24
- K7
- K24
- L7
- L24
- M7
- M24
- N7
- N24
- P7
- P24
- R7
- R24
- AC25
- AE6
- AE7
- AE8
- AE9
- AD8
- AD9
- AD10
- AD11
- AD12
- AD13
- AD14
- AD15
- AD16
- AD17
- AD18
- AD19
- AD20
- AD21
- AD22
- AD23
- W7
- W24
- W25
- W26
- W27
- W28
- W29
- W30
- W31
- W32
- W33
- W34
- W35
- W36
- W37
- W38
- W39
- W40
- W41
- W42
- W43
- W44
- W45
- W46
- W47
- W48
- W49
- W50
- W51
- W52
- W53
- W54
- W55
- W56
- W57
- W58
- W59
- W60
- W61
- W62
- W63
- W64
- W65
- W66
- W67
- W68
- W69
- W70
- W71
- W72
- W73
- W74
- W75
- W76
- W77
- W78
- W79
- W80
- W81
- W82
- W83
- W84
- W85
- W86
- W87
- W88
- W89
- W90
- W91
- W92
- W93
- W94
- W95
- W96
- W97
- W98
- W99
- W100

**M10 CORE PWR/LVDS/TMD5**  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

**M10 POWER**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6338	C
SCALE	SHEET	REV.
NONE	21 OF 40	



APPLE COMPUTER INC.

# EXTERNAL VIDEO (DVI) INTERFACE



Power key detect path when system is shutdown or asleep... DDC\_CLK is isolated from NV17M DURING SHUTDOWN. WHEN power key on remote device is pressed, 5V will be driven into DDC\_CLK. Since host rails will be low, TP0610 will turn on, driving SOFT\_PWR\_ON\_L low. As host rails rise, TP0610 will turn off, and will remote device path into DDC\_CLK. Isolation will be disabled as well.

Power key detect path when system is running. HPD normally driven to 3.3V. When power key on remote device pressed, HPD will be driven to 5V. COMPARATOR ENABLED BY NV17MAP GPIO.

PLACE L1002 & L1003 CLOSE TO DVI CONNECTOR

TMDS FILTERING PLACE CLOSE TO CONNECTOR

ANALOG FILTERING PLACE CLOSE TO CONNECTOR

Place GND shorts at graphics controller

Place GND shorts at graphics controller


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES

## VIDEO CONNECTORS


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6338	C
		SHT	22 40


### LMU/RIGHT SENSOR CONNECTOR




### LEFT LIGHT SENSOR CONNECTOR




### DEBUG HELPERS





### SLEEP LED



### TOP CONTACT ZIF KEYBOARD CONN



### TRACKPAD/PWR BTN CONN



### KEYBOARD PULLUPS



### KEYBOARD/TPAD/SLEEP LED

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION  
PLACE TERMINATORS NEAR INTREPID





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN  
+5V\_HD\_SLEEP AND +3V\_SLEEP

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516S0152	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STACK, 50P, GOLD	J12	CRITICAL	?
516S0152	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STACK, 50P, GOLD	J13	CRITICAL	?

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


D 051-6338 C

SCALE NONE SHEET 24 OF 40

IOCHRDRY - UATA100 REQUIRES PULL-UP TO 3.3V




# LEFT I/O & AUDIO BOARD (LIO)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516S0154	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STACK, 40P, GOLD	J3	CRITICAL	?



PLACE CLOSE TO CPU MAIN1




KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER




PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY MAIN2





PLACE UNDERNEATH UPPER RAM ALTERNATE1




KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER



PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2




# USB MODEM/SOFT MODEM




MODEM I2C ADDR ASSIGNED VIA FLEX CABLE

# RIGHT USB BOARD




# SERIAL DEBUG INTERFACE




# FAN INTERFACE


## FAN CONTROLLER



## CPU FAN



## GPU FAN



# FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	25 OF 40

Ethernet routing priority:  
 1. Decoupling caps  
 2. TX SERIES TERMINATION - LOCATE NEAR LINK  
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



CONFIG DEFINITIONS		CONFIG INPUTS			
PIN	BIT[2:0]	PIN	BIT[2]	BIT[1]	BIT[0]
VDDO	111	CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
LED_LINK10	110	CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
LED_LINK100	101	CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
LED_LINK1000	100	CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
LED_DUPLEX	011	CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
LED_RX	010	CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
LED_TX	001	CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM
VSS	000				

**MARVELL 88E1111**

**10/100/1000 ETHERNET**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV. C

D 051-6338

SCALE: NONE SHEET: 26 OF 40

PLACE ALL SERIES RES CLOSE TO PHY

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96


PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE RESISTORS CLOSE TO PHY

SEE CONFIG TABLES (BELOW)

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

Y6 LOAD CAPACITANCE IS 16PF



DSx Strap Options  
 0 = Bilingual port  
 1 = A-only port

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
19780052	19780011		G2	Alt. for SunnyEMI Part

**FIREWIRE PHY**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	DATE	REV.
	NONE	27	40

CAPACITOR IN CONJUNCTION WITH INTERNAL PULLUP PROVIDES RESET PULSE WHEN PHY FIRST RECEIVES POWER


# PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC




AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)  
BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33




CLEAR OUT ALL PLANES UNDER TRANSFORMERS

**FIREWIRE PORTS**  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	28 OF 40



**UNDERVOLTAGE RESET CIRCUIT**



**PMU KEYBOARD RESET CIRCUIT**



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0604	197S0041		Y4	Alt. for Sward Part

ADAPTER IDS			
ADAPTER	ID RANGE	PIN VOLTAGE	
Q11 (65W)	1.65-2.31V	2.007-2.066V	
A29 (45W)	2.31-2.97V	2.558-2.661V	
AIRLINE	0.33-0.99V	0.589-0.663V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U29	

U29	
M16C62	
FLAS	

CPU VCORE HI OC/PMU AP should have a pulldown for coming out of reset. MIB will have a pull-up to +3V MAIN or +3V SLEEP which will act as our pulldown since both are off during PMU reset.

(PMU\_AP)

Pin	Signal	Pin	Signal
86	P00_D0	44	CPU VCORE HI OC
85	P01_D1	43	INT RESET L
84	P02_D2	42	MAIN RESET L
83	P03_D3	41	NC
82	P04_D4	40	PMU_INT_NMI
81	P05_D5	39	PMU_EPM
80	P06_D6	38	INT_PU_RESET_L
79	P07_D7	37	PMU_CPU_HRESET_L
78	P10_D8	36	PMU_ACK_L
77	P11_D9	35	PMU_CLK
76	P12_D10	34	PMU_FROM_INT
75	P13_D11	33	PMU_TO_INT
74	P14_D12	32	PMU_REQ_L
73	P15_D13_INT3	31	PMU_LID_CLOSED_L
72	P16_D14_INT4	30	PMU_RESET_BUTTON_L
71	P17_D15_INT5	29	PMU_NMI_BUTTON_L
70	P20_A0_D0	28	TPAD_RXD
69	P21_A1_D1_D0	27	TPAD_TXD
68	P22_A2_D2_D1	26	SYSTEM_CLK_EN
67	P23_A3_D3_D2	25	CPU_CLK_EN
66	P24_A4_D4_D3	24	PMU_CHARGE_V
65	P25_A5_D5_D4	23	PMU_CHRG_BATT_0
64	P26_A6_D6_D5	22	NC (CHARGE_1)
63	P27_A7_D7_D6	21	NC
62	P30_A8_D7	20	PMU_SLEEP_LED_L
61	P31_A9	19	CPU_SMI_L
60	P32_A10	18	POWER_VALID
59	P33_A11	17	PMU_PME_L
58	P34_A12	16	INT_PEND_PROC_INT
57	P35_A13	15	PMU_NMI_L
56	P36_A14	14	PMU_NMI_BUTTON_L
55	P37_A15	13	PMU_RESET_BUTTON_L
54	P40_A16	12	TPAD_RXD
53	P41_A17	11	TPAD_TXD
52	P42_A18	10	POWER_VALID
51	P43_A19	9	PMU_PME_L
50	P44_CS0	8	PMU_LID_CLOSED_L
49	P45_CSI	7	PMU_RESET_BUTTON_L
48	P46_CS2	6	PMU_NMI_BUTTON_L
47	P47_CS3	5	PMU_RESET_BUTTON_L
46	BYTE	4	PMU_BATT0_DET_L
45	XOUT	3	PMU_BATT1_DET_L_PU
44	XIN	2	NC
43	RESET	1	NC
42	VREF	0	INT_PROC_SLEEP_REQ_L
41	CVSS	0	PMU_POWERUP_OK
40		0	PMU_OOPS
39		0	THERM_L_OC
38		0	PMU_AC_IN
37		0	PMU_AC_DET
36		0	NC
35		0	PMU_I2C_CLK
34		0	PMU_I2C_DATA
33		0	PMU_SMB_CLK
32		0	PMU_SMB_DATA
31		0	PMU_SMB_DATA
30		0	PMU_SMB_DATA
29		0	PMU_SMB_DATA
28		0	PMU_SMB_DATA
27		0	PMU_SMB_DATA
26		0	PMU_SMB_DATA
25		0	PMU_SMB_DATA
24		0	PMU_SMB_DATA
23		0	PMU_SMB_DATA
22		0	PMU_SMB_DATA
21		0	PMU_SMB_DATA
20		0	PMU_SMB_DATA
19		0	PMU_SMB_DATA
18		0	PMU_SMB_DATA
17		0	PMU_SMB_DATA
16		0	PMU_SMB_DATA
15		0	PMU_SMB_DATA
14		0	PMU_SMB_DATA
13		0	PMU_SMB_DATA
12		0	PMU_SMB_DATA
11		0	PMU_SMB_DATA
10		0	PMU_SMB_DATA
9		0	PMU_SMB_DATA
8		0	PMU_SMB_DATA
7		0	PMU_SMB_DATA
6		0	PMU_SMB_DATA
5		0	PMU_SMB_DATA
4		0	PMU_SMB_DATA
3		0	PMU_SMB_DATA
2		0	PMU_SMB_DATA
1		0	PMU_SMB_DATA

Y3'S LOAD CAPACITANCE IS 12.5PF

**PMU**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6338	REV.	C
	SCALE	NONE	SHT	29	OF	40

# DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)

# DC INRUSH LIMITER

# BACKFEED PROTECTION


# +PBUS CURRENT LIMIT

# BATTERY SWITCH-OVER CIRCUIT



# SWITCHER VOLTAGE CONTROL

# SWITCHER CURRENT CONTROL



$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times \frac{V_{VCTL}}{V_{REFIN}}))$$

$$I_{CHG} = (0.2048/R_{62}) \times (\frac{V_{ICTL}}{V_{REFIN}})$$

For 4.15V cells, VCTL = 0.123 REFIN  
 For 4.20V cells, VCTL = 0.245 REFIN

# BATTERY CHARGER

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER	REV.
NONE	D 051-6338	C
	SHEET	OF
	30	40



APPLE COMPUTER INC.



# 12.8V PBUS SUPPLY

PBUS HOLD-UP CAPS

# PMU SUPPLY


## BACKUP BATTERY

## 12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6338	C
SCALE		SHT	
NONE		31 40	


# 3.3V/5V MAIN SUPPLY






**VCORE POWER SEQUENCING**

CPU core follows CPU I/O voltage (approx. 7ms delay)




1.175V->1.025V


1.300V->1.075V  
1.225V->1.050V  
(value without offset)



NOTE: When U15 MUX is removed => NO SW Support, R794, R795, R796, R797 have to be stuffed




Keep trace fat (40-100 mils) and short!!



MAX1717 VID INPUTS ARE 3.3-5V TOLERANT

(For BEST config. R65 use 0-ohm RES, see BOM table)



**GROUND SENSE VOLTAGE DIVIDER**  
This allows for an offset to the ground sense to adjust the output voltage.  
VREF = 2.0V, HENCE VOFFSET = 2.0V \* (Rb / Ra) AND VCORE = VDACC + VOFFSET.  
NOTE: Ra NO STUFFED FOR NO OFFSET CASE

Frequency	Output Voltage
1.25Ghz	1.335V->1.080V
1.0Ghz	1.235V->1.060V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1000	1	RES, MF, 0 ohm, 5%, 1/16W, 0402, SMD	R65	?	CPU_BST
114S3573	1	RES, MF, 1/16W, 3.57K ohm, 1%, 0402, SMD	R97	?	CPU_BST

**OUTPUT VOLTAGE**


V <sub>DAC</sub>		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

**FOR V-STEP:**

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B\_ is high (fast): D4-D0 read as-is  
When A/B\_ is low (slow): <=1K-ohm -> 0  
>=100K-ohm -> 1  
If all pull-ups are >=100K and all pull-downs are <=1K, V<sub>A</sub> = V<sub>B</sub>.

**Fmax Test Connections**



**VCORE SUPPLY**

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER	REV.
NONE	D 051-6338	C
SHEET	33	40



APPLE COMPUTER INC.

# 1.5V/2.5V SWITCHER

## +1.5V\_SLEEP LOADS

- 1) AGP I/O - IF USING D3COLD
- 2) MAXBUS I/O - IF 1.5V INTERFACE

## +1.5V\_MAIN LOADS

- 1) INTREPID CORE

## +2.5V\_MAIN LOADS

- 1) MAP31 - FBCORE/PBIO IF USING D3HOT
- 2) GIGABIT ETHERNET - AVDDL
- 3) DDR SODIMMS - CORE/IO
- 4) DDR MUXES

## M10 Power Shut down Sequencing

## +2.5V\_SLEEP LOADS

- 1) FBCORE/PBIO IF USING D3COLD

# 1.8V SWITCHER

## +1.8V\_MAIN LOADS

- 1) INTREPID PLLS

## +1.8V\_SLEEP LOADS


- 1) MPC7447 - MAXBUS I/O - IF 1.8V INTERFACE
- 2) CPU JTAG & MaxBus Pull-ups
- 3) CPU PLL Config Straps


## 1.5V/1.8V/2.5V SUPPLIES

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6338	C
SCALE	NONE	SHT	34 40





**CLOCK LINE CONSTRAINTS**

GROUP	SIG_NAME	PROPAGATION_DELAY	MATCHED_DELAY	MAX VIAS	MAX EXPOSED LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PULSE PARAM	
INTREPID CLOCKS	SYSCLK_CPU_UP	L:S:150 MTL					10 MIL SPACING	167.0 MHz	
	SYSCLK_CPU	L:S:2650 MTL:2750 MTL		5	250.0000	(200)	10 MIL SPACING	167.0 MHz	
	INT_CPUFB_OUT	L:S:150 MTL		5	250.0000		10 MIL SPACING	167.0 MHz	
	INT_CPUFB_OUT_SHORT	L:S:700 MTL:850 MTL		5	250.0000		10 MIL SPACING	167.0 MHz	
	INT_CPUFB_OUT_NORM	L:S:500 MTL:600 MTL		5	250.0000		10 MIL SPACING	167.0 MHz	
	INT_CPUFB_IN_NORM	L:S:500 MTL:600 MTL		5	250.0000		10 MIL SPACING	167.0 MHz	
	INT_CPUFB_LONG	L:S:1050 MTL:1150 MTL		5	250.0000		10 MIL SPACING	167.0 MHz	
	INT_CPUFB_IN	L:S:700 MTL:800 MTL		5	250.0000	(200)	10 MIL SPACING	167.0 MHz	
	-----								
	SYSCLK_DDRCLK_A0_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_A0_UP:G:L:S:0 MTL:25 MTL				(200)	10 MIL SPACING	167.0 MHz
	SYSCLK_DDRCLK_A0_L_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_A0_L_UP:G:L:S:0 MTL:25 MTL				(200)	10 MIL SPACING	167.0 MHz
	SYSCLK_DDRCLK_A1_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_A1_UP:G:L:S:0 MTL:25 MTL				(200)	10 MIL SPACING	167.0 MHz
	SYSCLK_DDRCLK_A1_L_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_A1_L_UP:G:L:S:0 MTL:25 MTL				(200)	10 MIL SPACING	167.0 MHz
	SYSCLK_DDRCLK_B0_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_B0_UP:G:L:S:0 MTL:25 MTL				(200)	10 MIL SPACING	167.0 MHz
	SYSCLK_DDRCLK_B0_L_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_B0_L_UP:G:L:S:0 MTL:25 MTL				(200)	10 MIL SPACING	167.0 MHz
SYSCLK_DDRCLK_B1_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_B1_UP:G:L:S:0 MTL:25 MTL				(200)	10 MIL SPACING	167.0 MHz	
SYSCLK_DDRCLK_B1_L_UP	L:S:300 MTL:360 MTL	SYSCLK_DDRCLK_B1_L_UP:G:L:S:0 MTL:25 MTL				(200)	10 MIL SPACING	167.0 MHz	
SYSCLK_DDRCLK_A0	L:S:2900 MTL:3000 MTL	SYSCLK_DDRCLK_A0:G:L:S:0 MTL:25 MTL			250.0000		10 MIL SPACING	167.0 MHz	
SYSCLK_DDRCLK_A0_L	L:S:2900 MTL:3000 MTL	SYSCLK_DDRCLK_A0_L:G:L:S:0 MTL:25 MTL			250.0000		10 MIL SPACING	167.0 MHz	
SYSCLK_DDRCLK_A1	L:S:2900 MTL:3000 MTL	SYSCLK_DDRCLK_A1:G:L:S:0 MTL:25 MTL			250.0000		10 MIL SPACING	167.0 MHz	
SYSCLK_DDRCLK_A1_L	L:S:2900 MTL:3000 MTL	SYSCLK_DDRCLK_A1_L:G:L:S:0 MTL:25 MTL			250.0000		10 MIL SPACING	167.0 MHz	
SYSCLK_DDRCLK_B0	L:S:3100 MTL:3200 MTL	SYSCLK_DDRCLK_B0:G:L:S:0 MTL:25 MTL			250.0000		10 MIL SPACING	167.0 MHz	
SYSCLK_DDRCLK_B0_L	L:S:3100 MTL:3200 MTL	SYSCLK_DDRCLK_B0_L:G:L:S:0 MTL:25 MTL			250.0000		10 MIL SPACING	167.0 MHz	
SYSCLK_DDRCLK_B1	L:S:3100 MTL:3200 MTL	SYSCLK_DDRCLK_B1:G:L:S:0 MTL:25 MTL			250.0000		10 MIL SPACING	167.0 MHz	
SYSCLK_DDRCLK_B1_L	L:S:3100 MTL:3200 MTL	SYSCLK_DDRCLK_B1_L:G:L:S:0 MTL:25 MTL			250.0000		10 MIL SPACING	167.0 MHz	
-----									
INT_REF_CLK_OUT_UP	L:S:400 MTL					(200)	10 MIL SPACING	49.92 MHz	
INT_REF_CLK_OUT	L:S:1000 MTL:1150 MTL			5	250.0000	(200)	10 MIL SPACING	49.92 MHz	
INT_REF_CLK_IN	L:S:1900 MTL:2000 MTL			5	250.0000	(200)	10 MIL SPACING	167.0 MHz	
CLK66M_GPU_AGP_UP	L:S:150 MTL					(200)	10 MIL SPACING	66.00 MHz	
CLK66M_GPU_AGP	L:S:1800 MTL:1900 MTL			6	400.0000	(200)	10 MIL SPACING	66.00 MHz	
INT_AGP_FB_OUT	L:S:150 MTL					(200)	10 MIL SPACING	66.00 MHz	
INT_AGP_FB_IN	L:S:1450 MTL:1550 MTL			6	500.0000	(200)	10 MIL SPACING	66.00 MHz	
CLK33M_CBUS_UP	L:S:1250 MTL					(200)	10 MIL SPACING	33.00 MHz	
CLK33M_CBUS	L:S:1500 MTL:1600 MTL			9	500.0000	(200)	10 MIL SPACING	33.00 MHz	
CLK33M_AIRPORT_UP	L:S:1250 MTL					(200)	10 MIL SPACING	33.00 MHz	
CLK33M_AIRPORT	L:S:9500 MTL:10500 MTL			6	500.0000	(200)	10 MIL SPACING	33.00 MHz	
CLK33M_NEC_UP	L:S:1250 MTL					(200)	10 MIL SPACING	33.00 MHz	
CLK33M_NEC	L:S:4000 MTL:6000 MTL			7	500.0000	(200)	10 MIL SPACING	33.00 MHz	
INT_PCI_FB_OUT	L:S:300 MTL					(200)	10 MIL SPACING	33.00 MHz	
INT_PCI_FB_IN	L:S:6500 MTL:7500 MTL			7	500.0000	(200)	10 MIL SPACING	33.00 MHz	
-----									
M10 & OSC	ATI_CLK27M_OSC	L:S:1400 MTL		5		(200)	10 MIL SPACING		
	ATI_CLK27M_OSC_SS	L:S:1400 MTL		5		(200)	10 MIL SPACING		
	ATI_CLK27M_IN	L:S:1200 MTL		5		(200)	10 MIL SPACING		
	ATI_SSCLK_UP	L:S:200 MTL		5		(200)	10 MIL SPACING		
ATI_SSCLK_IN	L:S:1800 MTL		5	500.0000		(200)	10 MIL SPACING		
-----									
CRYSTALS	CLK18M_INT_XIN	L:S:1400 MTL:1500 MTL					10 MIL SPACING		
	CLK18M_INT_XOUT	L:S:1250 MTL:1350 MTL					10 MIL SPACING		
	CLK18M_XTAL_IN	L:S:300 MTL					10 MIL SPACING		
	CLK18M_INT_EXT	L:S:400 MTL					10 MIL SPACING		
-----									
SOUND	INT_I2SO_SND_MCLK			6	500.0000	(200)	10 MIL SPACING		
	-----								
ETHERNET	CLKENET_PHY_RX	L:S:300 MTL				(200)	10 MIL SPACING	125.0 MHz	
	CLKENET_LINK_RX	L:S:8000 MTL:9000 MTL		6	800.0000	(200)	10 MIL SPACING	125.0 MHz	
	CLKENET_PHY_GBE_REF	L:S:300 MTL				(200)	10 MIL SPACING	125.0 MHz	
	CLKENET_LINK_GBE_REF	L:S:8000 MTL:9000 MTL		6	500.0000	(200)	10 MIL SPACING	125.0 MHz	
	CLKENET_PHY_TX	L:S:300 MTL				(200)	10 MIL SPACING	25.00 MHz	
	CLKENET_LINK_TX	L:S:8000 MTL:9000 MTL		6	500.0000	(200)	10 MIL SPACING	25.00 MHz	
	CLKENET_LINK GTX	L:S:300 MTL				(200)	10 MIL SPACING	125.0 MHz	
CLKENET_PHY GTX	L:S:8000 MTL:9000 MTL		6	600.0000	(200)	10 MIL SPACING	125.0 MHz		
-----									
FIREWIRE	CLKFW_PHY_PCLK	L:S:300 MTL				(200)	10 MIL SPACING	49.15 MHz	
	CLKFW_LINK_PCLK	L:S:7500 MTL:8000 MTL		5	500.0000	(200)	10 MIL SPACING	49.15 MHz	
	CLKFW_PHY_LCLK	L:S:7500 MTL:8000 MTL		5	500.0000	(200)	10 MIL SPACING	49.15 MHz	
	CLKFW_LINK_LCLK	L:S:300 MTL				(200)	10 MIL SPACING	49.15 MHz	
	FW_XI	L:S:500 MTL				(200)	10 MIL SPACING	98.03 MHz	
	FW_OSC	L:S:300 MTL				(200)	10 MIL SPACING	98.03 MHz	

PRIORITY: 1  
PRIMARY LAYERS: 4,7  
SECONDARY LAYERS: 2,9  
GOAL: MINIMIZE EXPOSURE ON LONG NETS

**SIGNAL CONSTRAINTS - PAGE 1**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING NUMBER	D	051-6338	C
	SCALE	NONE	SHT 35 OF 40



APPLE COMPUTER INC.

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
MAXBUS	CPU_BACK_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ
	CPU_ARTRY_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_BG_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_BR_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_CI_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ
	CPU_DATA<32..63>	L:S:1100:2700	8		(250)			83 MHZ
	CPU_DBG_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_DTI<0..2>	L:S:1500:2950	7		(250)			
	CPU_DRDY_L	L:S:1500 MTL:3200 MTL 7	7		(250)			
	CPU_GBL_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_HIT_L	L:S:1500 MTL:2800 MTL 7	7		(250)			
	CPU_OACK_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_QREQ_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_TA_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_TBST_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_TEA_L	L:S:1500 MTL:3000 MTL 7	7		(250)			
	CPU_TS_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
	CPU_TSIZ<0..2>	L:S:1500:3500	7		(250)			
	CPU_TT<0..4>	L:S:1500:3400	7		(250)			
	CPU_WT_L	L:S:1500 MTL:3100 MTL 7	7		(250)			

PRIORITY: 4  
 PRIMARY LAYERS: 9  
 SECONDARY LAYERS: 4,7  
 GOAL: MINIMIZE TH VIAS

STUB\_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

### Temporary Area for TMDS/DVO signal constraints

ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALS

SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
GPU_TMDS_CLKN	GPU_CLKTMDS	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	5	19 20	
GPU_TMDS_CLKP	GPU_CLKTMDS	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	5	19 20	
GPU_TMDS_DN<0>	GPU_TMDS_D0	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20	
GPU_TMDS_DP<0>	GPU_TMDS_D0	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20	
GPU_TMDS_DN<1>	GPU_TMDS_D1	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20	
GPU_TMDS_DP<1>	GPU_TMDS_D1	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20	
GPU_TMDS_DN<2>	GPU_TMDS_D2	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20	
GPU_TMDS_DP<2>	GPU_TMDS_D2	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20	

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 50OHM SIGNALS AT 4 MILS

SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
ATI_DVOD<11..0>	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610	100 OHM SPACING	5	19 20	
ATI_DVOD_DE	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610.0000	100 OHM SPACING	5	19 20	
ATI_DVO_HSYNC	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610.0000	100 OHM SPACING	5	19 20	
ATI_DVO_VSYNC	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610.0000	100 OHM SPACING	5	19 20	
ATI_DVO_CLKP	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610.0000	165.0 MHZ:::	5	19 20	
GPU_DVOD<11..0>	GPUDVOD:G:L:S:0 MTL:50 MTL	6	700	100 OHM SPACING	5	19	
GPU_DVOD_DE	GPUDVOD:G:L:S:0 MTL:50 MTL	6	500.0000	100 OHM SPACING	5	19	
GPU_DVO_HSYNC	GPUDVOD:G:L:S:0 MTL:50 MTL	6	500.0000	100 OHM SPACING	5	19	
GPU_DVO_VSYNC	GPUDVOD:G:L:S:0 MTL:50 MTL	6	500.0000	100 OHM SPACING	5	19	
GPU_DVO_CLKP	GPUDVOD:G:L:S:0 MTL:50 MTL	6	500.0000	165.0 MHZ:::	5	19	
TMDS_CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22 29	
TMDS_CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22 29	
TMDS_CONN_DN<0>	CONN_TMDS_D0	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22	
TMDS_CONN_DP<0>	CONN_TMDS_D0	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22	
TMDS_CONN_DN<1>	CONN_TMDS_D1	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22	
TMDS_CONN_DP<1>	CONN_TMDS_D1	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22	
TMDS_CONN_DN<2>	CONN_TMDS_D2	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22	
TMDS_CONN_DP<2>	CONN_TMDS_D2	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22	

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6338	C
		SHEET	40
		NONE	

8

7

6

5

4

3

2

1





# FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.  
 FUNC\_TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC\_QTY IS FOR REFERENCE AND  
 LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.  
 FUNC\_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
SCAN/TEST	822	JTAG ASIC TMS	TRUE	13 26	
	823	JTAG ASIC TDI	TRUE	13	
	824	JTAG ASIC TDO TP	TRUE	26	
	825	JTAG ASIC TCK	TRUE	13 26	
	826	JTAG ASIC TRST L	TRUE	13 26	
	827	CPU CHKSTP_OUT_L	TRUE	5	
	828	CPU SRESET_L	TRUE	5	
	829	CPU HRESET_L	TRUE	5 4 7	
	830	JTAG CPU TMS	TRUE	5 4	
	831	JTAG CPU TDI	TRUE	5 4	
	832	JTAG CPU TDO TP	TRUE	5	
	833	JTAG CPU TCK	TRUE	5 4	
	834	JTAG CPU TRST L	TRUE	5 4	
	835	INT_JTAG_TEL	TRUE	13	
	836	INT_TST_MONIN_PD	TRUE	13	
	837	INT_TST_MONOUT_TP	TRUE	13	
	838	INT_TST_PLEKN_PD	TRUE	13	
	INT I2C	839	INT_I2C_CLK0	TRUE	4 11 13 23
		840	INT_I2C_DATA0	TRUE	4 11 13 23
		841	INT_I2C_CLK1	TRUE	13 14 25
		842	INT_I2C_DATA1	TRUE	13 14 25
	PWR/GND	843	+PBUS	TRUE	38
		844	+24V_PBUS	TRUE	38
		845	GPU_VCORE	TRUE	19 20 38
		846	1778_VFB	TRUE	20 38
		847	CPU_VCORE_SLEEP	TRUE	5 33 38
		848	VCORE_FB	TRUE	5 33 38
		849	+1_8V_MAIN	TRUE	38
		850	+2_5V_MAIN	TRUE	38
		851	+5V_MAIN	TRUE	2
		852	+5V_SLEEP	TRUE	2
		853	+3V_MAIN	TRUE	4
		CARDBUS	854	+3V_PMU	TRUE
855			CBUS_DET_1_L	TRUE	2000
856			CBUS_DET_2_L	TRUE	2000
857	TMDS_DN<0..2>		TRUE	1000	
858	TMDS_DP<0..2>		TRUE	1000	
859	TMDS_CONN_CLKN		TRUE	1000	
860	TMDS_CONN_CLKP		TRUE	1000	
861	VGA_R		TRUE	1000	
862	VGA_G		TRUE	1000	
863	VGA_B		TRUE	1000	
864	VGA_HSYNC		TRUE	1000	
865	VGA_VSYNC		TRUE	1000	
866	DVI_DDC_CLK_UP		TRUE	1000	
867	DVI_DDC_DATA_UP		TRUE	1000	
868	DVI_HPD_UP		TRUE	1000	
869	+5V_DDC_SLEEP		TRUE	2000	
LVDS	870		LVDS_L0N	TRUE	1000
	871	LVDS_L0P	TRUE	1000	
	872	LVDS_L1N	TRUE	1000	
	873	LVDS_L1P	TRUE	1000	
	874	LVDS_L2N	TRUE	1000	
	875	LVDS_L2P	TRUE	1000	
	876	CLKLVDS_LN	TRUE	1000	
	877	CLKLVDS_LP	TRUE	1000	
	878	LVDS_DDC_CLK	TRUE	1000	
	879	LVDS_DDC_DATA	TRUE	1000	
INVERTER	880	+3V_LCD	TRUE	2	
	881	+3V_SLEEP	TRUE	2	
	882	+14V_INV	TRUE	2000	
	883	+5V_INV_SW	TRUE	2000	
S-VIDEO	884	BRIGHT_PWM	TRUE	2000	
	885	INV_GND	TRUE	2000	
	886	TV_C	TRUE	1000	
	887	TV_Y	TRUE	1000	
LIO	888	TV_COMP	TRUE	2000	
	889	TV_GND1	TRUE	2000	
	890	TV_GND2	TRUE	2000	
	891	INT_I2S0_SND_TO_DAC	TRUE	1000	
	892	INT_I2S0_SND_LRCLK	TRUE	1000	
	893	INT_I2S0_SND_MCLK	TRUE	1000	
	894	INT_I2S0_SND_SCLK	TRUE	1000	
	895	INT_I2S0_SND_FROM_ADC	TRUE	1000	
	896	SND_HP_MUTE_L	TRUE	1000	
	897	SND_AMP_MUTE	TRUE	1000	
	898	SND_HW_RESET_L	TRUE	1000	
	899	SND_HP_SENSE_L	TRUE	1000	
	900	SND_LIN_SENSE_L	TRUE	1000	
	901	INT_I2C_CLK2	TRUE	1000	
902	INT_I2C_DATA2	TRUE	1000		
903	ADAPTER_DET	TRUE	1000		
904	CHARGE_LED_L	TRUE	1000		
905	NEC_LUSB_OCI_UF	TRUE	1000		
906	NEC_LUSB_PPON	TRUE	1000		
907	+5V_MAIN	TRUE	2		
908	+5V_SLEEP	TRUE	2		
909	+3V_SLEEP	TRUE	4		

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
USB	910	NEC_USB_DAM	TRUE	17 25 37	
	911	NEC_USB_DAP	TRUE	17 25 37	
	912	NEC_USB_DBM	TRUE	17 25 37	
	913	NEC_USB_DBP	TRUE	17 25 37	
	914	BT_USB_DM	TRUE	14 25 37	
	915	BT_USB_DP	TRUE	14 25 37	
	916	MODEM_USB_DM	TRUE	14 25 37	
	917	MODEM_USB_DP	TRUE	14 25 37	
	918	NEC_RUSB_PPON	TRUE	17 25	
	919	NEC_RUSB_OCI_UF	TRUE	17 25	
	RT. USB WIRELESS	920	PCI_AD<0..31>	1000	9 12 17 18 24 37
		921	PCI_FRAME_L	1000	12 17 18 24 37
		922	PCI_TREQ_L	1000	12 17 18 24 37
		923	PCI_IRDY_L	1000	12 17 18 24 37
		924	PCI_DEVSEL_L	1000	12 17 18 24 37
		925	PCI_STOP_L	1000	12 17 18 24 37
		926	PCI_PAR	1000	12 17 18 24 37
		927	AIRPORT_PCI_REQ_L	1000	12 24
		928	AIRPORT_PCI_GNT_L	1000	12 24
		929	AIRPORT_PCI_INT_L	1000	12 24
OPTICAL	930	MAIN_RESET_L	1000	14 17 18 19 24 29	
	931	CLK33M_AIRPORT	1000	12 24 35	
	932	PMU_PME_L	1000	14 17 24 29	
	933	ROM_ONBOARD_CS_L	1000	9 24	
	934	ROM_OE_L	1000	9 12 24	
	935	ROM_CS_L	1000	9 12 24	
	936	ROM_RW_L	1000	9 12 24	
	937	RF_DISABLE_L	1000	24	
	938	AIRPORT_CLKRUN_L	1000	24	
	939	+3V_AIRPORT	2000	38	
	940	EIDE_OPTICAL_DATA<0..15>	TRUE	2000	
	941	EIDE_OPTICAL_DMA_REQ	TRUE	2000	
	942	EIDE_OPTICAL_READ_L	TRUE	2000	
	943	EIDE_OPTICAL_DMAACK_L	TRUE	2000	
	944	EIDE_OPTICAL_ADDR<0..2>	TRUE	2000	
945	EIDE_OPTICAL_CS0_L	TRUE	2000		
946	EIDE_OPTICAL_CS1_L	TRUE	2000		
947	EIDE_OPTICAL_RST_L	TRUE	2000		
948	EIDE_OPTICAL_WR_L	TRUE	2000		
949	EIDE_OPTICAL_IOCHRDY	TRUE	2000		
950	EIDE_OPTICAL_INT	TRUE	2000		
TRACKPAD	951	+5V_TPAD_SLEEP	TRUE	3000	
	952	TPAD_F_TXD	TRUE	3000	
	953	TPAD_F_RXD	TRUE	3000	
	954	LID_CLOSED_L	TRUE	3000	
MODEM/SERIAL	955	+3V_HALL_EFFECT	TRUE	3000	
	956	SOFT_PWR_ON_L	TRUE	3000	
	957	COMM_RESET_L	TRUE	4000	
	958	COMM_SHUTDOWN	TRUE	4000	
	959	COMM_RING_DET_L	TRUE	4000	
	960	COMM_TXD_L	TRUE	4000	
	961	COMM_TRXC	TRUE	4000	
	962	COMM_GPIO_L	TRUE	4000	
	963	COMM_DTR_L	TRUE	4000	
	964	COMM_RTS_L	TRUE	4000	
KEYBOARD	965	COMM_RXD	TRUE	4000	
	966	KBD_ID	TRUE	3000	
	967	KBD_INTL	TRUE	3000	
	968	KBD_JIS	TRUE	3000	
	969	KBD_CAPSLOCK_LED	TRUE	3000	
	970	KBD_NUMLOCK_LED	TRUE	3000	
	971	KBD_FUNCTION_L	TRUE	3000	
	972	KBD_COMMAND_L	TRUE	3000	
	973	KBD_OPTION_L	TRUE	3000	
	974	KBD_CONTROL_L	TRUE	3000	
BATTERY	975	KBD_SHIFT_L	TRUE	3000	
	976	KBD_X<0..9>	TRUE	3000	
	977	KBD_Y<0..7>	TRUE	3000	
	978	+BATT_POS	TRUE	1000	
	979	BATT_NEG	TRUE	1000	
	980	BATT_CLK	TRUE	1000	
FANS	981	BATT_DATA	TRUE	1000	
	982	PMU_BATT_DET_L	TRUE	1000	
	983	+FAN_PWR	TRUE	3000	
	984	FAN1_TACH	TRUE	3000	
ETHERNET	985	FAN2_TACH	TRUE	3000	
	986	FAN1_GND	TRUE	3000	
	987	FAN2_GND	TRUE	3000	
	988	MDI_P<0..3>	TRUE	1000	
FIREWIRE	989	MDI_M<0..3>	TRUE	1000	
	990	FW_TP00P	TRUE	1000	
	991	FW_TP00N	TRUE	1000	
	992	FW_TP00R	TRUE	1000	
	993	FW_TP10P	TRUE	1000	
	994	FW_TP10N	TRUE	1000	

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
FIREWIRE (CONT.)	995	FW_TP01P	TRUE	1000
	996	FW_TP01N	TRUE	1000
	997	FW_TP11P	TRUE	1000
	998	FW_TP11N	TRUE	1000
	999	FW_VP1	TRUE	1000
DC PWR IN	1000	FW_VGND	TRUE	1000
	1001	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED) 1000
LMU/ALS	1002	ST7_SLEEP_LED_H	TRUE	23
	1003	PMU_SLEEP_LED	TRUE	23
	1004	PMU_LID_CLOSED_L	TRUE	23 29
	1005	LMU_DETECT	TRUE	23
MISC.	1006	SLEEP_LED	TRUE	23
	1007	PMU_KB_RESET_L	TRUE	29
	1008	SLEEP	TRUE	23 25 29 32 34
	1009	PMU_CPU_HRESET_L	TRUE	6 29
	1010	BB_RESET_L	TRUE	6
	1011	+3V_PMU_RESET	TRUE	29 33
	1012	(100 MIL PROBE PREFERRED)	TRUE	6
	1013	(100 MIL PROBE PREFERRED)	TRUE	6
	1014	(100 MIL PROBE PREFERRED)	TRUE	6
	1015	(100 MIL PROBE PREFERRED)	TRUE	6

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER 051-6338 REV. C  
 SCALE NONE SHEET 39 OF 40

