


# JV50 Block Diagram



Project code: 91.4CG01.001  
PCB P/N : 48.4CG01.0SA  
REVISION : 08245-SA

INPUTS	OUTPUTS
SV_B5 (4A)	
3DV_B5 (1A)	
DCBATOUT	
SV_ADX_S5	
3DV_ADX_S5 (12A)	
	PCB STACKUP
GND	TOP
S	L1
S	L2
GND	L3
	L4
	L5
	L6
	BOTTOM
	SYSTEM DC/DC TP851124 43
	IN/PUTS OUTPUTS
IDSV_S3	1D9Y_B5 (9A)
IDSV_S3	1D9V_B5 (12A)
	RT9018 44
	1D9V_S3 1D9V_S3 (1.2A)
	TP851117 45
	DCBATOUT PBVID (4A)
	CHARGER ISL88731A 47
	INPUTS OUTPUTS
	DCBATOUT BT+
	CPU DC/DC ISL6266A 41
	INPUTS OUTPUTS
	DCBATOUT VCC_CORE 38A
	VGA CORE RT8202A 47
	INPUTS OUTPUTS
	DCBATOUT VGA_CORE 11A
	GFXCORE ISL6263A 46
	INPUTS OUTPUTS
	DCBATOUT VCC_GFXCORE (7A)

<http://laptop-motherboard-schematic.blogspot.com/>



**A ICH9M Functional Strap Definitions**

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC1(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC1(Config Registers:Offset 224h)
GNT2#/ GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap [Server Only], Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap Override, Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting PWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#, SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1, Rising Edge of PWROK.	Controllable via Root BIOS Destination bit. (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: The Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset DB)
SPKR	No Reboot, Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance, Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_ EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

**C ICH9M Integrated Pull-up  
and Pull-down Resistors**

ICH9 EDS 642879 Rev.1.5


**D Cantiga Chipset and ICH9M I/O Controller  
Hub strapping configuration**Montevina Platform Design guide 22339 05  
page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3]	Reserved	
CFG8		
CFG[15:14]		
CFG[18:17]		
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default) 1=The iTPM Host Interface is enabled(Note2) 0=The iTPM Host Interface is disabled(default)
CFG6	iTPM Host Interface	
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with full confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = Dynamic ODT Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default) 0 = Normal operation(Default): Lane Numbered in Order
CFG19	DMI Lane Reversal	1 = Reverse Lanes DMI x4 mode(MCH -> ICH): (3->0,2->1,1->2and0->3) x2 mode(MCH -> ICH): (3->0,2->1)
CFG20	Digital Display Port	0 = Only Digital Display Port 1 = PEG port is operational (Default) 1 =Digital display Port and PCIe are concurrent with PCIe concurrent with PCIe operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIe disabled

**NOTE:**  
 1. All strap signals are sampled with respect to the leading edge of the SCLK.  
 2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.


Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


<http://laptop-motherboard-schematic.blogspot.com/>


SEL2	SEL1	SEL0	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M

JV50	Wistron Corporation
	21F, Bldg. 1, Hsin-Yi Industrial, Hsin-Chih, Taipei Hsien 221, Taiwan, R.O.C.
Title	Clock Generator
Size	Document Number
Date: Thursday, January 08, 2009	Rev SB
	Sheet 3 of 60







<http://laptop-motherboard-schematic.blogspot.com/>



<http://laptop-motherboard-schematic.blogspot.com/>






CANTIGA-GM-GP-U-NF  
71.CNTIG.00U

CANTIGA-GM-GP-U-NF  
71.CNTIG.00U


Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Tapei Hsien 221, Taiwan, R.O.C.		
Title		
Size	Document Number	Rev
JB50	JV50	SB
Date:	Thursday, January 08, 2009	Sheet 8 of 60

<http://laptop-motherboard-schematic.blogspot.com/>




<http://laptop-motherboard-schematic.blogspot.com/>







<http://laptop-motherboard-schematic.blogspot.com/>




<http://laptop-motherboard-schematic.blogspot.com/>







<http://laptop-motherboard-schematic.blogspot.com/>



<http://laptop-monoboard-schematic.blogspot.com/>



<http://laptop-motherboard-schematic.blogspot.com/>


**緯創資通** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Heichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**Wistron C**  
21F, 88, Sec.1, Hsin T  
E-mail: WISTRON.C@WISTRON.COM

Taipei Hsien 221, Taiwan, R.O.C.


**ICH9-M (4 of 4)**  
 / Size Document Number **JV50** Rev SB  
 Date: Thursday, January 08, 2009 Sheet 15 of 60

## **DDR3 SOCKET 1**



**緯創資通** Wistron Corporation  
 21F, 88, Sec. 1, Hsin-Tai Wu Rd., Hsin-Chin,  
 Taipei Hsien 221, Taiwan, R.O.C.

## **DDR3 SOCKET 2**





**緯創資通** Wistron Corporation  
21F, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


**DDR3 Socket2**

Document Number	JV50	Rev SB
-----------------	------	--------

## LCD/INVERTER/CCD CONN








<http://laptop-motherboard-schematic.blogspot.com/>

# SATA Connector




JV50

緯創資通		<b>Wistron Corporation</b>
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	<b>HDD CONN</b>	
Date	Document Number	Rev
JV50		SB
Date: Thursday, January 08, 2009 Sheet 21 of 60		

<http://laptop-motherboard-schematic.blogspot.com/>

# ODD Connector



JV50


**緯創資通** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		Rev
Size	Document Number	SB
	ODD JV50	SB

Date: Thursday, January 08, 2009 Sheet 22 of 60

<http://laptop-motherboard-schematic.blogspot.com/> JV50

## BLUETOOTH MODULE




JV50

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	BLUETOOTH	Rev
Size	Document Number	SB
	JV50	
Date: Thursday, January 08, 2009	Sheet 23 of 60	


<http://laptop-motherboard-schematic.blogspot.com/>



JV50

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., HsinChu,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: USB CONN  
Size: Document Number: JV50  
Rev: SB  
Date: Thursday, January







<http://laptop-motherboard-schematic.blogspot.com/>

1.route on bottom as differential pairs.  
 2.Tx+Tx- are pairs. Rx+Rx- are pairs.  
 3.No vias. No 90 degree bends.  
 4.pairs must be equal lengths.  
 5.6mil trace width, 12mil separation.  
 6.36mil between pairs and any other trace.  
 7.Must not cross ground meat, except  
 RJ-45 meat.


# LAN Connector

# LAN Connector







<http://laptop-motherboard-schematic.blogspot.com/>

Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	LAN CONN
Size A3	Document Number JV50
Date: Thursday, January 08, 2009	Rev SB
Sheet 26	of 60



<http://laptop-motherboard-schematic.blogspot.com/>




<http://laptop-motherboard-schematic.blogspot.com/>

**創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


# AUDIO AMP

Item Number	Rev SB
JV50	
Rev. January 08, 2009	Sheet 28 of 60


## LINE IN




## Internal Speaker




## LINE OUT



SB 1202




## MIC IN




<http://laptop-motherboard-schematic.blogspot.com/>



JV50	Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., HsinCh,		
Taipei Hsien 221, Taiwan, R.O.C.		
Title:	AUDIO_jack	Rev:
Size:	Document Number:	SB
Date:	Thursday, January 08, 2009	Sheet 29 of 60

# MDC 1.5 CONN






<http://laptop-motherboard-schematic.blogspot.com>





<http://laptop-motherboard-schematic.blogspot.com/>

J50		Wistron Corporation 21F, Sec.1, Hsin Tai Wu Rd., Heicjhih, Taipei Hsien 221, Taiwan, R.O.C.		
Title				
<b>NEW CARD</b>				
Size	Document Number	Rev	SB	
	<b>JV50</b>			
Date:	Thursday, January 08, 2009	Sheet	32	of 60

# Mini Card Connector(WLAN) Support debug-card





# Mini Card Connector(Robson2 and 3G)




<http://laptop-motherboard-schematic.blogspot.com/>

JV50		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Tapei Hsien 221, Taiwan, R.O.C.	
Title		MINICARD	
Size A3	Document Number JV50	Rev SB	
Date: Thursday, January 08, 2009	Sheet 33 of 60		






<http://laptop-motherboard-schematic.blogspot.com/>




GOLDEN FINGER FOR DEBUG BOARD




<http://laptop-motherboard-schematic.blogspot.com>

	<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
<b>BIOS</b>	
Document Number <a href="http://www.wistron.com/">1.com/</a>	Rev <b>JV50</b>




## Finger printer




<http://laptop-motherboard-schematic.blogspot.com/>

JW50		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>緯創資通</b>				
<b>Title</b>	<b>Touch PAD and FP</b>			<b>Rev</b>
<b>Size</b>	<b>Document Number</b>	<b>JV50</b>	<b>Sheet</b>	<b>SB</b>
<b>Date:</b> Thursday, January 08, 2009		<b>37</b>	<b>of</b>	<b>60</b>




<http://laptop-motherboard-schematic.blogspot.com/>



<http://laptop-motherboard-schematic.blogspot.com/>

JV50	Wistron Corporation 21F., 28, Sec. 1, Hehai Tai Wu Rd., Hsinchih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RUN POWER and 3D3V_AUX_SS		
Size	Document Number JV50	Rev SB
Date Thursday, January 08, 2009	Sheet 39 of 60	





<http://laptop-motherboard-schematic.blogspot.com/>

Wistron Corporation  
2F, 88, Sec 1, Heh Tai Wu Rd, Hezhi,  
Taipei Hsien 221, Taiwan, R.O.C.


#### Power Sequence Logic

Size B	Document Number	JV50	Rev SB
Date: Thursday, January 08, 2009		Sheet 40 of 60	







<http://laptop-motherboard-schematic.blogspot.com/>



Vout=0.758V\*(R1+R2)/R2 --> PWM mode  
Vout=0.764V\*(R1+R2)/R2 --> Skip Mode

<http://laptop-motherboard-schematic.blogspot.com/>




20090106

JV50

Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	0D75V/1D1V
Size	Document Number
A3	JV50
Date:	Thursday, January 08, 2009
Rev	SB
	Sheet 44 of 60


<http://laptop-motherboard-schematic.blogspot.com/>




$$V_{out} = 0.75V * (R_1 + R_2) / R_2$$

<http://laptop-motherboard-schematic.blogspot.com/>


JV50		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title				
<b>TPS51117 1D8V</b>				
Size A3	Document Number <b>JV50</b>	Rev. <b>SB</b>		
Date Thursday, January 08, 2004	Sheet 15	of 15	Page 00	




<http://laptop-motherboard-schematic.blogspot.com/>




<http://laptop-motherboard-schematic.blogspot.com/>




## BATTERY CONNECTOR




<http://laptop-motherboard-schematic.blogspot.com/>



<http://laptop-motherboard-schematic.blogspot.com/>



## Check test point



Test Point放在Dimm Door打開可量測處

## AMIC1 Conn. Test Point

keep on connector side




## BT1 Conn. Test Point

keep on connector side




## USBCN1 Conn. Test Point

keep on connector side




## SPKR\_R1 Conn. Test Point

keep on connector side



## SPKR\_L1 Conn. Test Point

keep on connector side




## KB1 Conn. Test Point

keep on connector side




## DB1 Conn. Test Point

keep on connector side




## TPCN1 Conn. Test Point

keep on connector side




## FPCN1 Conn. Test Point

keep on connector side



## PSCN1 Conn. Test Point

keep on connector side




## DCIN1 Conn. Test Point

keep on connector side



## TPCN1 Conn. Test Point


keep on connector side




<http://laptop-motherboard-schematic.blogspot.com/>


JV50

Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., HsinChih,	
Title	AFTE TP
Size A3	Document Number JV50
Date: Thursday, January 08, 2009	Rev SB






<http://laptop-motherboard-schematic.blogspot.com/>






<http://laptop-motherboard-schematic.blogspot.com/>






<http://laptop-motherboard-schematic.blogspot.com/>

JV50		緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., HsinChih, Tapei Hsien 221, Taiwan, R.O.C.	
Title			
Size A3	Document Number <b>JV50</b>	Rev SB	
Date: Thursday, January 08, 2009	Sheet 54 of 60		



<http://laptop-motherboard-schematic.blogspot.com/>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., HsinChin, Taipei Hsien 221, Taiwan, R.O.C.	
Title:	
A3	Document Number
JV50	Rev SB
Date: Thursday, January 08, 2009	Sheet 55 of 60




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., HsinChih,  
Taipei Hsien 221, Taiwan, R.O.C.

Size A3	Document Number JV50	Rev SB
Date: Thursday, January 08, 2009	Sheet 56 of 60	

<http://laptop-motherboard-schematic.blogspot.com/>

VGA1Q15 OF 16		
AA11	GND	GND
AA12	GND	E15
AA13	GND	E24
AA14	GND	E27
AA15	GND	E4
AA16	GND	E6
AA17	GND	E9
AA18	GND	E7
AA19	GND	F31
AA2	GND	F34
AA21	GND	J2
AA22	GND	J31
AA23	GND	J84
AA24	GND	J85
AA25	GND	L9
AA26	GND	M1
AA27	GND	M13
AB12	GND	M15
AB13	GND	M17
AB16	GND	M19
AB18	GND	M2
AB2	GND	M23
AB24	GND	M25
AC11	GND	M31
AC12	GND	M34
AD13	GND	M5
AD17	GND	N11
AD18	GND	N12
AD2	GND	N13
AD23	GND	N14
AD25	GND	N15
AD31	GND	N17
AD4	GND	N18
AD5	GND	N19
AE11	GND	N20
AE12	GND	N21
AE13	GND	N22
AE14	GND	N23
AE15	GND	N24
AE16	GND	N25
AE17	GND	P12
AE18	GND	P14
AE19	GND	P16
AE20	GND	P18
AE21	GND	P20
AE22	GND	P22
AE23	GND	P24
AE24	GND	P2
AE25	GND	R31
AG2	GND	R34
AG3	GND	S6
AG34	GND	T11
AG5	GND	T13
AK1	GND	T15
AK31	GND	T17
AK34	GND	T19
AL1	GND	T21
AL12	GND	T23
AL15	GND	T25
AL17	GND	T27
AL21	GND	U11
AL24	GND	U12
AL25	GND	U13
AL30	GND	U14
AL6	GND	U16
AN1	GND	U17
AN2	GND	U18
AN34	GND	U19
AP1	GND	U20
AP15	GND	U21
AP18	GND	U22
AP24	GND	U23
AP27	GND	U24
AP28	GND	U25
AP30	GND	U27
AP33	GND	V14
AP34	GND	V16
AP35	GND	V18
BI2	GND	V20
BI3	GND	V22
BI21	GND	V24
BI24	GND	V31
B3	GND	V9
B30	GND	Y11
B33	GND	Y13
B6	GND	Y15
B9	GND	Y17
C2	GND	Y19
C34	GND	Y21
E12	GND	Y23
E19	GND	Y25


(GP)  
N10M-G1-B-U2-CP  
71.0N10M.00U  
DIS



N10M-G1-B-U2-CP  
71.0N10M.00U  
DIS

<http://laptop-motherboard-schematic.blogspot.com/>

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., HsinChu, Taipei Hsin 221, Taiwan, R.O.C.	
Title <b>N10M(6/6) POWER</b>	
Size A3	Document Number JV50
Date: Thursday, January 08, 2009	Rev SB
Sheet 57 of 60	




modify by NV



<http://laptop-motherboard-schematic.blogspot.com/>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., HsinChih, Taipei Hsin 221, Taiwan, R.O.C.	
Title	VRAM(1/2)
Size A3	Document Number JV50
Rev SB	Date: Thursday, January 08, 2009 Sheet 58 of 60



modify by NV

<http://laptop-motherboard-schematic.blogspot.com/>

SB  
All Component for NB9P-GE2

JV50

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., HsinChih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	VRAM(2/2)
Size A3	Document Number JV50
Rev SB	Date: Thursday, January 08, 2009 Sheet 58 of 60

SB SC -1  
 12/02  
 Page33: change C652 C453 from 27P to 33P by vendor's request  
 Page29: change SPKR\_R1 SPKR\_L1 from 20.F1396.002 to 20.F1214.002 by CE's request  
 Page18: change LCD1 from 20.F1290.040 to 20.F1230.040 by CE's request  
 Page24: change USBCN1 from 20.F1290.015 to 20.F1035.015 by CE's request  
 Page38: change PSCN1 from 20.K0356.004 to 20.K0382.006 by CE's request  
 Page18: change AMIC1 from 20.F1396.002 to 20.F1214.002 by CE's request  
 Page3: add R554 and change U24 pin16 from 3D3V\_S0 to 3D3V\_VDD48\_S0  
 Page3: change C457 C450 C416 C430 C418 from mount to DY and change C456 from DY to mount  
 Page7: change R192 R195 from Oohm resistor to Oohm pad and add R555 RN82 RN83 RN84 RN85 for reflection  
 Page9: change C275 from UMA to DY and change C349 from mount to DY  
 Page10: change C243 C758 from mount to DY and change R167 R398 from DIS to DY  
 Page13: change R216 from Oohm resistor to Oohm pad  
 Page14: change C413 C252 C703 C392 C707 C734 from mount to DY  
 Page17: change C426 C429 from mount to DY  
 Page18: change C7 C499 from mount to DY and change R1 from mount to DIS and change R3 from DY to UMA  
 Page20: add RN86 for DIS HDMI SMBus  
 Page25: change R45 from Oohm resistor to Oohm pad  
 Page27: change R523 from Oohm resistor to Oohm pad  
 Page7: add R556 pull-low DY for A1 NB  
 Page28: change AGND & GND and change R509 from Oohm resistor to Oohm pad  
 Page28: change C795 C790 C792 from mount to DY and change R480 R479 from Oohm to 6K2 and 8K2  
 Page28: combine C801 C802 two lu to C801 4.7u  
 Page28: delete C815 C814 C809 R500 R503 R513 R507 R502 R508 D31 U56 and change U55 to 84.2N702.E31  
 Page28: change R474 from DY to mount and change R475 from mount to DY for 10dB  
 Page29: add L29 L30 L31 L32 L33 L34 for ESD  
 Page31: change R463 R464 R471 R467 R466 R459 R494 R484 R493 R486 R485 R488 R489 R490 R492 R491 R487 from Oohm resistor to Oohm pad  
 Page32: change C487 C477 from mount to DY and change R269 from Oohm resistor to Oohm pad  
 Page12: change C385 C386 from 10p to 7p by vendor's request  
 Page35: change C136 C169 from 15p to 7p by vendor's request  
 Page33: change R15 R29 R34 from Oohm resistor to Oohm pad and change C542 from mount to DY  
 Page34: change C42 from mount to DY  
 Page35: change C615 C626 C638 R395 from mount to DY and change R394 from DY to mount for PCB version  
 Page36: change DB1 from mount to DY  
 Page38: add Q35 PWR\_LED7 PWR\_LED8 and change RN4 from 4P2R to 8P4R and change PWR\_LED5 PWR\_LED6 from 83.01221.170 to 83.00193.A70 for LED type  
 Page39: change U66 pin1 from CPUCORE\_ON to 1D5V\_PWRGD and change D13 pin1 from S5\_ENABLE to 3V/5V\_EN  
 Page40: update power sequence logic  
 Page41: change G43-G50 from open gap to close gap and change R328 R352 R353 R317 R316 R319-R325 from Oohm resistor to Oohm pad  
 Page42: change R532 R545 R552 from Oohm resistor to Oohm pad and change G118-G128 G130-G140 from open gap to close gap  
 Page43: change R246 pin2 from CPUCORE\_ON to 1D5V\_PWRGD and add R500 pull-high 10K 3D3V\_S5  
 Page45: change G100-G109 from open gap to close gap  
 Page46: change R157 R187 from Oohm resistor to Oohm pad and change G68-G73 G86 G87 G89 G90 G92 G93 G95 G96 G99 from open gap to close gap  
 Page46: delete TC19 and change TC20 from DY to GFX  
 Page49: change G55-G67 G74-G77 from open gap to close gap  
 Page29: change RNT5 from 47ohm to 75ohm  
 Page28: change C804 C807 from 4.7u to 1u 25V X5R  
 Page45: delete TC24  
 Page19: delete R104 R129

<http://laptop-motherboard-schematic.blogspot.com/>

12/04  
 Page24: change U47 from 74.00545.A79 to 74.00547.A79  
 Page20: swap HDMI signals for routing  
 Page28: change U53 pin22 from AUD\_HPI\_EN to AMP\_MUTE#\_R  
 Page48: change BAT1 from 20.81094.007 to 20.81116.007  
 Page22: change ODD1 from 62.10065.541 to 62.10065.751  
 Page22: change R231 R247 from Oohm resistor to Oohm pad  
 12/05  
 Page25: change R39 R53 R21 R31 R22 R35 R28 from Oohm resistor to Oohm pad  
 Page46: change L23 from 68.R8210.10V to 68.1R01A.20B and change U43 from 84.04812.A37 to 84.04168.037 by power team's request  
 Page41: change R344 from 2K87 to 3K16 and change C586 from 0.47u to 0.1u by power team's request  
 Page41: change U35 U39 from 84.01426.037 to 84.12003.A37 and change U6 U7 U36 U38 from 84.01712.037 to 84.57H03.A37 by power team's request  
 Page45: change R457 from 11K to 3K48 and change TC23 from 390u to 220u by power team's request  
 12/08  
 Page26: change EC7 from DY to mount EMI's request  
 Page48: change EC28 EC30 EC31 EC32 from DY to mount EMI's request  
 Page31: change EC51 EC52 EC55 EC57 from 0.1u DY to 22p mount EMI's request  
 Page5: change C79 C80 from DY to mount EMI's request  
 Page46: change C659 from DY to GFX EMI's request  
 Page50: change SPRING\_GND16-SPRING\_GND20 from DY to mount EMI's request  
 Page50: add EC61-EC67 0.1u by EMI's request  
 Page20: change R313 R314 from 10K 100K to 18K 47K by NV's request  
 Page35: change U14 pin83 RN65 pin2 from SHBM to DBC\_EN by annie's request  
 Page18: change LCD1 pin35 from NC to DBC\_EN by annie's request  
 Page20: add ER1-ER8 Oohm pad by EMI's request  
 Page10: change C636 from 1000p DY to 27p mount by RF's request  
 12/09  
 Page49: change R406 from 6K2 to 4K75 by power team's request  
 Page46: change TC16 from mount to GFX  
 Page50: add TC19 TC24 100u  
 Page41: change C528 C529 530 C588 C597 C604 from 10u to 4.7u and change C528 C588 from mount to DY  
 Page46: change C656 C653 from 10u to 4.7u and change C653 from GFX to DY  
 Page42: change C856 C857 C851 C850 from 10u to 4.7u and change C857 C850 from mount to DY  
 Page41: change TC5 from DY to mount  
 Page5: change C553 C538 C552 C539 C547 C536 C548 C537 from DY to mount  
 Page17: change C426 C428 C429 from 10u to 4.7u and change C429 from DY to mount  
 Page16: change C440-C442 C463-C465 from 10u to 4.7u and change C440 from DY to mount and change C464 from DY to mount  
 Page20: change HDMI from 62.10078.161 to 62.10078.171 by CE's request  
 Page24: change USBCN1 from 20.F1035.015 to 20.F1290.015 by CE's request  
 12/10  
 Page46: add C873 33p GFX by RF's request  
 Page43: add C874 C875 33p by RF's request  
 Page20: swap U8 pin13 14 47 48  
 Page33: change R16 from DY to mount  
 Page47: change R292 from Oohm resistor to Oohm pad  
 12/11  
 Page43: change C553 C538 C552 C539 C547 C536 C548 C537 from 10u to 4.7u and change C553 from 5V\_S5\_MIN1 to 5V\_S5\_MIN2  
 12/15  
 Page52: change VRAM strap R350



SB SC -1  
12/22 Page49: change R427 from 30K 47K and R428 from 47K to 30K

SC  
12/22  
Page42: modify by power team's request  
Page35: change R372 R395 from DY to mount and change R373 R394 from mount to DY  
  
-1  
01/06  
Page17: change C400 from mount to DY and change C399 from DY to mount  
Page30: change R267 from 39R to 0ohm pad  
Page38: delete RN7 and add Q36 Q37  
Page25: change U3 pin 38 52 from LAN\_AVDD to TP and change U3 pin 68 from NC to TP  
Page25: delete R58 and add RN87 and change U5 to 72.24C02.R01  
Page3: change R255 from 22R to 33R and change RN42 from 0ohm to 33R  
Page33: change R268 R275 R259 from 0ohm resistor to 0ohm pad  
Page35: change R394 from DY to mount and change R395 from mount to DY  
Page28: change R526 from 0ohm resistor to 0ohm pad  
Page35: change R401 from 0ohm resistor to 0ohm pad  
Page35: delete Q12 and add R502 R503  
Page35: change RN23 pin 5 6 from 3D3V\_AUX\_S5 to 3D3V\_S0  
Page44: change U46 to APL5930 by power team's request  
Page38: add 3G and BT option  
Page28: change R479 from 8K2 to 10K and change R480 from 6K2 to 4K99 for audio speaker gain  
Page28: merge CCD1 to LCD1  
  
01/07  
Page44: change R437 from 0ohm pad to 0ohm resistor  
Page9: change TC18 from UMA to DY and change C276 from DY to mount  
Page35: delete RN21 and add R507 10K DY  
Page38: change RN4 to 330R and change RN8 to 100R and delete R10 and change R3 to 8P4R 200R  
Page47: change CS15 to 78.15322.2FL by power team's request  
Page3: mount 33p on EC23 EC24 EC25 EC39 EC48 for RF's request  
Page3: add EC68 EC69 33p DY by RF's request  
Page20: add R129 4K7 for different vendor  
  
01/08  
Page42: change R541 from 200K to 100K and change R544 location  
Page42: change R532 R545 from 0ohm pad to 0ohm resistor  
01/09  
Page38: change name from 3G/BT LED1 to 3GBT LED1  
Page50: add SPRING\_GND03 34.40U07.001, SPRING\_GND04 34.40U07.001, SPRING\_GND25 34.15J03.001  
Page50: SPRING\_GND17, SPRING\_GND19 change from 34.41Y19.001 to 34.39B07.003  
Page50: SPRING\_GND18 change from 34.41Y19.001 to 34.4B312.002

<http://laptop-motherboard-schematic.blogspot.com/>

